text: /**
   * \file
   *
   * \brief Peripheral I/O description for SAMD20J14
   *
   * Copyright (c) 2015-2018 Microchip Technology Inc. and its subsidiaries.
   *
   * \asf_license_start
   *
   * \page License
   *
   * Subject to your compliance with these terms, you may use Microchip
   * software and any derivatives exclusively with Microchip products.
   * It is your responsibility to comply with third party license terms applicable
   * to your use of third party software (including open source software) that
   * may accompany Microchip software.
   *
   * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES,
   * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE,
   * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY,
   * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE
   * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL
   * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE
   * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE
   * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE.  TO THE FULLEST EXTENT
   * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY
   * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY,
   * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
   *
   * \asf_license_stop
   *
   */
  /*
   * Support and FAQ: visit <a href="https://www.microchip.com/support/">Microchip Support</a>
   */
  
  #ifndef _SAMD20J14_PIO_
  #define _SAMD20J14_PIO_
  
  #define PIN_PA00                           0  /**< \brief Pin Number for PA00 */
  #define PORT_PA00                 (1ul <<  0) /**< \brief PORT Mask  for PA00 */
  #define PIN_PA01                           1  /**< \brief Pin Number for PA01 */
  #define PORT_PA01                 (1ul <<  1) /**< \brief PORT Mask  for PA01 */
  #define PIN_PA02                           2  /**< \brief Pin Number for PA02 */
  #define PORT_PA02                 (1ul <<  2) /**< \brief PORT Mask  for PA02 */
  #define PIN_PA03                           3  /**< \brief Pin Number for PA03 */
  #define PORT_PA03                 (1ul <<  3) /**< \brief PORT Mask  for PA03 */
  #define PIN_PA04                           4  /**< \brief Pin Number for PA04 */
  #define PORT_PA04                 (1ul <<  4) /**< \brief PORT Mask  for PA04 */
  #define PIN_PA05                           5  /**< \brief Pin Number for PA05 */
  #define PORT_PA05                 (1ul <<  5) /**< \brief PORT Mask  for PA05 */
  #define PIN_PA06                           6  /**< \brief Pin Number for PA06 */
  #define PORT_PA06                 (1ul <<  6) /**< \brief PORT Mask  for PA06 */
  #define PIN_PA07                           7  /**< \brief Pin Number for PA07 */
  #define PORT_PA07                 (1ul <<  7) /**< \brief PORT Mask  for PA07 */
  #define PIN_PA08                           8  /**< \brief Pin Number for PA08 */
  #define PORT_PA08                 (1ul <<  8) /**< \brief PORT Mask  for PA08 */
  #define PIN_PA09                           9  /**< \brief Pin Number for PA09 */
  #define PORT_PA09                 (1ul <<  9) /**< \brief PORT Mask  for PA09 */
  #define PIN_PA10                          10  /**< \brief Pin Number for PA10 */
  #define PORT_PA10                 (1ul << 10) /**< \brief PORT Mask  for PA10 */
  #define PIN_PA11                          11  /**< \brief Pin Number for PA11 */
  #define PORT_PA11                 (1ul << 11) /**< \brief PORT Mask  for PA11 */
  #define PIN_PA12                          12  /**< \brief Pin Number for PA12 */
  #define PORT_PA12                 (1ul << 12) /**< \brief PORT Mask  for PA12 */
  #define PIN_PA13                          13  /**< \brief Pin Number for PA13 */
  #define PORT_PA13                 (1ul << 13) /**< \brief PORT Mask  for PA13 */
  #define PIN_PA14                          14  /**< \brief Pin Number for PA14 */
  #define PORT_PA14                 (1ul << 14) /**< \brief PORT Mask  for PA14 */
  #define PIN_PA15                          15  /**< \brief Pin Number for PA15 */
  #define PORT_PA15                 (1ul << 15) /**< \brief PORT Mask  for PA15 */
  #define PIN_PA16                          16  /**< \brief Pin Number for PA16 */
  #define PORT_PA16                 (1ul << 16) /**< \brief PORT Mask  for PA16 */
  #define PIN_PA17                          17  /**< \brief Pin Number for PA17 */
  #define PORT_PA17                 (1ul << 17) /**< \brief PORT Mask  for PA17 */
  #define PIN_PA18                          18  /**< \brief Pin Number for PA18 */
  #define PORT_PA18                 (1ul << 18) /**< \brief PORT Mask  for PA18 */
  #define PIN_PA19                          19  /**< \brief Pin Number for PA19 */
  #define PORT_PA19                 (1ul << 19) /**< \brief PORT Mask  for PA19 */
  #define PIN_PA20                          20  /**< \brief Pin Number for PA20 */
  #define PORT_PA20                 (1ul << 20) /**< \brief PORT Mask  for PA20 */
  #define PIN_PA21                          21  /**< \brief Pin Number for PA21 */
  #define PORT_PA21                 (1ul << 21) /**< \brief PORT Mask  for PA21 */
  #define PIN_PA22                          22  /**< \brief Pin Number for PA22 */
  #define PORT_PA22                 (1ul << 22) /**< \brief PORT Mask  for PA22 */
  #define PIN_PA23                          23  /**< \brief Pin Number for PA23 */
  #define PORT_PA23                 (1ul << 23) /**< \brief PORT Mask  for PA23 */
  #define PIN_PA24                          24  /**< \brief Pin Number for PA24 */
  #define PORT_PA24                 (1ul << 24) /**< \brief PORT Mask  for PA24 */
  #define PIN_PA25                          25  /**< \brief Pin Number for PA25 */
  #define PORT_PA25                 (1ul << 25) /**< \brief PORT Mask  for PA25 */
  #define PIN_PA27                          27  /**< \brief Pin Number for PA27 */
  #define PORT_PA27                 (1ul << 27) /**< \brief PORT Mask  for PA27 */
  #define PIN_PA28                          28  /**< \brief Pin Number for PA28 */
  #define PORT_PA28                 (1ul << 28) /**< \brief PORT Mask  for PA28 */
  #define PIN_PA30                          30  /**< \brief Pin Number for PA30 */
  #define PORT_PA30                 (1ul << 30) /**< \brief PORT Mask  for PA30 */
  #define PIN_PA31                          31  /**< \brief Pin Number for PA31 */
  #define PORT_PA31                 (1ul << 31) /**< \brief PORT Mask  for PA31 */
  #define PIN_PB00                          32  /**< \brief Pin Number for PB00 */
  #define PORT_PB00                 (1ul <<  0) /**< \brief PORT Mask  for PB00 */
  #define PIN_PB01                          33  /**< \brief Pin Number for PB01 */
  #define PORT_PB01                 (1ul <<  1) /**< \brief PORT Mask  for PB01 */
  #define PIN_PB02                          34  /**< \brief Pin Number for PB02 */
  #define PORT_PB02                 (1ul <<  2) /**< \brief PORT Mask  for PB02 */
  #define PIN_PB03                          35  /**< \brief Pin Number for PB03 */
  #define PORT_PB03                 (1ul <<  3) /**< \brief PORT Mask  for PB03 */
  #define PIN_PB04                          36  /**< \brief Pin Number for PB04 */
  #define PORT_PB04                 (1ul <<  4) /**< \brief PORT Mask  for PB04 */
  #define PIN_PB05                          37  /**< \brief Pin Number for PB05 */
  #define PORT_PB05                 (1ul <<  5) /**< \brief PORT Mask  for PB05 */
  #define PIN_PB06                          38  /**< \brief Pin Number for PB06 */
  #define PORT_PB06                 (1ul <<  6) /**< \brief PORT Mask  for PB06 */
  #define PIN_PB07                          39  /**< \brief Pin Number for PB07 */
  #define PORT_PB07                 (1ul <<  7) /**< \brief PORT Mask  for PB07 */
  #define PIN_PB08                          40  /**< \brief Pin Number for PB08 */
  #define PORT_PB08                 (1ul <<  8) /**< \brief PORT Mask  for PB08 */
  #define PIN_PB09                          41  /**< \brief Pin Number for PB09 */
  #define PORT_PB09                 (1ul <<  9) /**< \brief PORT Mask  for PB09 */
  #define PIN_PB10                          42  /**< \brief Pin Number for PB10 */
  #define PORT_PB10                 (1ul << 10) /**< \brief PORT Mask  for PB10 */
  #define PIN_PB11                          43  /**< \brief Pin Number for PB11 */
  #define PORT_PB11                 (1ul << 11) /**< \brief PORT Mask  for PB11 */
  #define PIN_PB12                          44  /**< \brief Pin Number for PB12 */
  #define PORT_PB12                 (1ul << 12) /**< \brief PORT Mask  for PB12 */
  #define PIN_PB13                          45  /**< \brief Pin Number for PB13 */
  #define PORT_PB13                 (1ul << 13) /**< \brief PORT Mask  for PB13 */
  #define PIN_PB14                          46  /**< \brief Pin Number for PB14 */
  #define PORT_PB14                 (1ul << 14) /**< \brief PORT Mask  for PB14 */
  #define PIN_PB15                          47  /**< \brief Pin Number for PB15 */
  #define PORT_PB15                 (1ul << 15) /**< \brief PORT Mask  for PB15 */
  #define PIN_PB16                          48  /**< \brief Pin Number for PB16 */
  #define PORT_PB16                 (1ul << 16) /**< \brief PORT Mask  for PB16 */
  #define PIN_PB17                          49  /**< \brief Pin Number for PB17 */
  #define PORT_PB17                 (1ul << 17) /**< \brief PORT Mask  for PB17 */
  #define PIN_PB22                          54  /**< \brief Pin Number for PB22 */
  #define PORT_PB22                 (1ul << 22) /**< \brief PORT Mask  for PB22 */
  #define PIN_PB23                          55  /**< \brief Pin Number for PB23 */
  #define PORT_PB23                 (1ul << 23) /**< \brief PORT Mask  for PB23 */
  #define PIN_PB30                          62  /**< \brief Pin Number for PB30 */
  #define PORT_PB30                 (1ul << 30) /**< \brief PORT Mask  for PB30 */
  #define PIN_PB31                          63  /**< \brief Pin Number for PB31 */
  #define PORT_PB31                 (1ul << 31) /**< \brief PORT Mask  for PB31 */
  /* ========== PORT definition for GCLK peripheral ========== */
  #define PIN_PB14H_GCLK_IO0                46L  /**< \brief GCLK signal: IO0 on PB14 mux H */
  #define MUX_PB14H_GCLK_IO0                 7L
  #define PINMUX_PB14H_GCLK_IO0      ((PIN_PB14H_GCLK_IO0 << 16) | MUX_PB14H_GCLK_IO0)
  #define PORT_PB14H_GCLK_IO0        (1ul << 14)
  #define PIN_PB22H_GCLK_IO0                54L  /**< \brief GCLK signal: IO0 on PB22 mux H */
  #define MUX_PB22H_GCLK_IO0                 7L
  #define PINMUX_PB22H_GCLK_IO0      ((PIN_PB22H_GCLK_IO0 << 16) | MUX_PB22H_GCLK_IO0)
  #define PORT_PB22H_GCLK_IO0        (1ul << 22)
  #define PIN_PA14H_GCLK_IO0                14L  /**< \brief GCLK signal: IO0 on PA14 mux H */
  #define MUX_PA14H_GCLK_IO0                 7L
  #define PINMUX_PA14H_GCLK_IO0      ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0)
  #define PORT_PA14H_GCLK_IO0        (1ul << 14)
  #define PIN_PA27H_GCLK_IO0                27L  /**< \brief GCLK signal: IO0 on PA27 mux H */
  #define MUX_PA27H_GCLK_IO0                 7L
  #define PINMUX_PA27H_GCLK_IO0      ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0)
  #define PORT_PA27H_GCLK_IO0        (1ul << 27)
  #define PIN_PA28H_GCLK_IO0                28L  /**< \brief GCLK signal: IO0 on PA28 mux H */
  #define MUX_PA28H_GCLK_IO0                 7L
  #define PINMUX_PA28H_GCLK_IO0      ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0)
  #define PORT_PA28H_GCLK_IO0        (1ul << 28)
  #define PIN_PA30H_GCLK_IO0                30L  /**< \brief GCLK signal: IO0 on PA30 mux H */
  #define MUX_PA30H_GCLK_IO0                 7L
  #define PINMUX_PA30H_GCLK_IO0      ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0)
  #define PORT_PA30H_GCLK_IO0        (1ul << 30)
  #define PIN_PB15H_GCLK_IO1                47L  /**< \brief GCLK signal: IO1 on PB15 mux H */
  #define MUX_PB15H_GCLK_IO1                 7L
  #define PINMUX_PB15H_GCLK_IO1      ((PIN_PB15H_GCLK_IO1 << 16) | MUX_PB15H_GCLK_IO1)
  #define PORT_PB15H_GCLK_IO1        (1ul << 15)
  #define PIN_PB23H_GCLK_IO1                55L  /**< \brief GCLK signal: IO1 on PB23 mux H */
  #define MUX_PB23H_GCLK_IO1                 7L
  #define PINMUX_PB23H_GCLK_IO1      ((PIN_PB23H_GCLK_IO1 << 16) | MUX_PB23H_GCLK_IO1)
  #define PORT_PB23H_GCLK_IO1        (1ul << 23)
  #define PIN_PA15H_GCLK_IO1                15L  /**< \brief GCLK signal: IO1 on PA15 mux H */
  #define MUX_PA15H_GCLK_IO1                 7L
  #define PINMUX_PA15H_GCLK_IO1      ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1)
  #define PORT_PA15H_GCLK_IO1        (1ul << 15)
  #define PIN_PB16H_GCLK_IO2                48L  /**< \brief GCLK signal: IO2 on PB16 mux H */
  #define MUX_PB16H_GCLK_IO2                 7L
  #define PINMUX_PB16H_GCLK_IO2      ((PIN_PB16H_GCLK_IO2 << 16) | MUX_PB16H_GCLK_IO2)
  #define PORT_PB16H_GCLK_IO2        (1ul << 16)
  #define PIN_PA16H_GCLK_IO2                16L  /**< \brief GCLK signal: IO2 on PA16 mux H */
  #define MUX_PA16H_GCLK_IO2                 7L
  #define PINMUX_PA16H_GCLK_IO2      ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2)
  #define PORT_PA16H_GCLK_IO2        (1ul << 16)
  #define PIN_PA17H_GCLK_IO3                17L  /**< \brief GCLK signal: IO3 on PA17 mux H */
  #define MUX_PA17H_GCLK_IO3                 7L
  #define PINMUX_PA17H_GCLK_IO3      ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3)
  #define PORT_PA17H_GCLK_IO3        (1ul << 17)
  #define PIN_PB17H_GCLK_IO3                49L  /**< \brief GCLK signal: IO3 on PB17 mux H */
  #define MUX_PB17H_GCLK_IO3                 7L
  #define PINMUX_PB17H_GCLK_IO3      ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)
  #define PORT_PB17H_GCLK_IO3        (1ul << 17)
  #define PIN_PA10H_GCLK_IO4                10L  /**< \brief GCLK signal: IO4 on PA10 mux H */
  #define MUX_PA10H_GCLK_IO4                 7L
  #define PINMUX_PA10H_GCLK_IO4      ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4)
  #define PORT_PA10H_GCLK_IO4        (1ul << 10)
  #define PIN_PA20H_GCLK_IO4                20L  /**< \brief GCLK signal: IO4 on PA20 mux H */
  #define MUX_PA20H_GCLK_IO4                 7L
  #define PINMUX_PA20H_GCLK_IO4      ((PIN_PA20H_GCLK_IO4 << 16) | MUX_PA20H_GCLK_IO4)
  #define PORT_PA20H_GCLK_IO4        (1ul << 20)
  #define PIN_PB10H_GCLK_IO4                42L  /**< \brief GCLK signal: IO4 on PB10 mux H */
  #define MUX_PB10H_GCLK_IO4                 7L
  #define PINMUX_PB10H_GCLK_IO4      ((PIN_PB10H_GCLK_IO4 << 16) | MUX_PB10H_GCLK_IO4)
  #define PORT_PB10H_GCLK_IO4        (1ul << 10)
  #define PIN_PA11H_GCLK_IO5                11L  /**< \brief GCLK signal: IO5 on PA11 mux H */
  #define MUX_PA11H_GCLK_IO5                 7L
  #define PINMUX_PA11H_GCLK_IO5      ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5)
  #define PORT_PA11H_GCLK_IO5        (1ul << 11)
  #define PIN_PA21H_GCLK_IO5                21L  /**< \brief GCLK signal: IO5 on PA21 mux H */
  #define MUX_PA21H_GCLK_IO5                 7L
  #define PINMUX_PA21H_GCLK_IO5      ((PIN_PA21H_GCLK_IO5 << 16) | MUX_PA21H_GCLK_IO5)
  #define PORT_PA21H_GCLK_IO5        (1ul << 21)
  #define PIN_PB11H_GCLK_IO5                43L  /**< \brief GCLK signal: IO5 on PB11 mux H */
  #define MUX_PB11H_GCLK_IO5                 7L
  #define PINMUX_PB11H_GCLK_IO5      ((PIN_PB11H_GCLK_IO5 << 16) | MUX_PB11H_GCLK_IO5)
  #define PORT_PB11H_GCLK_IO5        (1ul << 11)
  #define PIN_PA22H_GCLK_IO6                22L  /**< \brief GCLK signal: IO6 on PA22 mux H */
  #define MUX_PA22H_GCLK_IO6                 7L
  #define PINMUX_PA22H_GCLK_IO6      ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6)
  #define PORT_PA22H_GCLK_IO6        (1ul << 22)
  #define PIN_PB12H_GCLK_IO6                44L  /**< \brief GCLK signal: IO6 on PB12 mux H */
  #define MUX_PB12H_GCLK_IO6                 7L
  #define PINMUX_PB12H_GCLK_IO6      ((PIN_PB12H_GCLK_IO6 << 16) | MUX_PB12H_GCLK_IO6)
  #define PORT_PB12H_GCLK_IO6        (1ul << 12)
  #define PIN_PA23H_GCLK_IO7                23L  /**< \brief GCLK signal: IO7 on PA23 mux H */
  #define MUX_PA23H_GCLK_IO7                 7L
  #define PINMUX_PA23H_GCLK_IO7      ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7)
  #define PORT_PA23H_GCLK_IO7        (1ul << 23)
  #define PIN_PB13H_GCLK_IO7                45L  /**< \brief GCLK signal: IO7 on PB13 mux H */
  #define MUX_PB13H_GCLK_IO7                 7L
  #define PINMUX_PB13H_GCLK_IO7      ((PIN_PB13H_GCLK_IO7 << 16) | MUX_PB13H_GCLK_IO7)
  #define PORT_PB13H_GCLK_IO7        (1ul << 13)
  /* ========== PORT definition for EIC peripheral ========== */
  #define PIN_PA16A_EIC_EXTINT0             16L  /**< \brief EIC signal: EXTINT0 on PA16 mux A */
  #define MUX_PA16A_EIC_EXTINT0              0L
  #define PINMUX_PA16A_EIC_EXTINT0   ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0)
  #define PORT_PA16A_EIC_EXTINT0     (1ul << 16)
  #define PIN_PB00A_EIC_EXTINT0             32L  /**< \brief EIC signal: EXTINT0 on PB00 mux A */
  #define MUX_PB00A_EIC_EXTINT0              0L
  #define PINMUX_PB00A_EIC_EXTINT0   ((PIN_PB00A_EIC_EXTINT0 << 16) | MUX_PB00A_EIC_EXTINT0)
  #define PORT_PB00A_EIC_EXTINT0     (1ul <<  0)
  #define PIN_PB16A_EIC_EXTINT0             48L  /**< \brief EIC signal: EXTINT0 on PB16 mux A */
  #define MUX_PB16A_EIC_EXTINT0              0L
  #define PINMUX_PB16A_EIC_EXTINT0   ((PIN_PB16A_EIC_EXTINT0 << 16) | MUX_PB16A_EIC_EXTINT0)
  #define PORT_PB16A_EIC_EXTINT0     (1ul << 16)
  #define PIN_PA00A_EIC_EXTINT0              0L  /**< \brief EIC signal: EXTINT0 on PA00 mux A */
  #define MUX_PA00A_EIC_EXTINT0              0L
  #define PINMUX_PA00A_EIC_EXTINT0   ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0)
  #define PORT_PA00A_EIC_EXTINT0     (1ul <<  0)
  #define PIN_PA17A_EIC_EXTINT1             17L  /**< \brief EIC signal: EXTINT1 on PA17 mux A */
  #define MUX_PA17A_EIC_EXTINT1              0L
  #define PINMUX_PA17A_EIC_EXTINT1   ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1)
  #define PORT_PA17A_EIC_EXTINT1     (1ul << 17)
  #define PIN_PB01A_EIC_EXTINT1             33L  /**< \brief EIC signal: EXTINT1 on PB01 mux A */
  #define MUX_PB01A_EIC_EXTINT1              0L
  #define PINMUX_PB01A_EIC_EXTINT1   ((PIN_PB01A_EIC_EXTINT1 << 16) | MUX_PB01A_EIC_EXTINT1)
  #define PORT_PB01A_EIC_EXTINT1     (1ul <<  1)
  #define PIN_PB17A_EIC_EXTINT1             49L  /**< \brief EIC signal: EXTINT1 on PB17 mux A */
  #define MUX_PB17A_EIC_EXTINT1              0L
  #define PINMUX_PB17A_EIC_EXTINT1   ((PIN_PB17A_EIC_EXTINT1 << 16) | MUX_PB17A_EIC_EXTINT1)
  #define PORT_PB17A_EIC_EXTINT1     (1ul << 17)
  #define PIN_PA01A_EIC_EXTINT1              1L  /**< \brief EIC signal: EXTINT1 on PA01 mux A */
  #define MUX_PA01A_EIC_EXTINT1              0L
  #define PINMUX_PA01A_EIC_EXTINT1   ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1)
  #define PORT_PA01A_EIC_EXTINT1     (1ul <<  1)
  #define PIN_PA02A_EIC_EXTINT2              2L  /**< \brief EIC signal: EXTINT2 on PA02 mux A */
  #define MUX_PA02A_EIC_EXTINT2              0L
  #define PINMUX_PA02A_EIC_EXTINT2   ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2)
  #define PORT_PA02A_EIC_EXTINT2     (1ul <<  2)
  #define PIN_PA18A_EIC_EXTINT2             18L  /**< \brief EIC signal: EXTINT2 on PA18 mux A */
  #define MUX_PA18A_EIC_EXTINT2              0L
  #define PINMUX_PA18A_EIC_EXTINT2   ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2)
  #define PORT_PA18A_EIC_EXTINT2     (1ul << 18)
  #define PIN_PB02A_EIC_EXTINT2             34L  /**< \brief EIC signal: EXTINT2 on PB02 mux A */
  #define MUX_PB02A_EIC_EXTINT2              0L
  #define PINMUX_PB02A_EIC_EXTINT2   ((PIN_PB02A_EIC_EXTINT2 << 16) | MUX_PB02A_EIC_EXTINT2)
  #define PORT_PB02A_EIC_EXTINT2     (1ul <<  2)
  #define PIN_PA03A_EIC_EXTINT3              3L  /**< \brief EIC signal: EXTINT3 on PA03 mux A */
  #define MUX_PA03A_EIC_EXTINT3              0L
  #define PINMUX_PA03A_EIC_EXTINT3   ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3)
  #define PORT_PA03A_EIC_EXTINT3     (1ul <<  3)
  #define PIN_PA19A_EIC_EXTINT3             19L  /**< \brief EIC signal: EXTINT3 on PA19 mux A */
  #define MUX_PA19A_EIC_EXTINT3              0L
  #define PINMUX_PA19A_EIC_EXTINT3   ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3)
  #define PORT_PA19A_EIC_EXTINT3     (1ul << 19)
  #define PIN_PB03A_EIC_EXTINT3             35L  /**< \brief EIC signal: EXTINT3 on PB03 mux A */
  #define MUX_PB03A_EIC_EXTINT3              0L
  #define PINMUX_PB03A_EIC_EXTINT3   ((PIN_PB03A_EIC_EXTINT3 << 16) | MUX_PB03A_EIC_EXTINT3)
  #define PORT_PB03A_EIC_EXTINT3     (1ul <<  3)
  #define PIN_PA04A_EIC_EXTINT4              4L  /**< \brief EIC signal: EXTINT4 on PA04 mux A */
  #define MUX_PA04A_EIC_EXTINT4              0L
  #define PINMUX_PA04A_EIC_EXTINT4   ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4)
  #define PORT_PA04A_EIC_EXTINT4     (1ul <<  4)
  #define PIN_PA20A_EIC_EXTINT4             20L  /**< \brief EIC signal: EXTINT4 on PA20 mux A */
  #define MUX_PA20A_EIC_EXTINT4              0L
  #define PINMUX_PA20A_EIC_EXTINT4   ((PIN_PA20A_EIC_EXTINT4 << 16) | MUX_PA20A_EIC_EXTINT4)
  #define PORT_PA20A_EIC_EXTINT4     (1ul << 20)
  #define PIN_PB04A_EIC_EXTINT4             36L  /**< \brief EIC signal: EXTINT4 on PB04 mux A */
  #define MUX_PB04A_EIC_EXTINT4              0L
  #define PINMUX_PB04A_EIC_EXTINT4   ((PIN_PB04A_EIC_EXTINT4 << 16) | MUX_PB04A_EIC_EXTINT4)
  #define PORT_PB04A_EIC_EXTINT4     (1ul <<  4)
  #define PIN_PA05A_EIC_EXTINT5              5L  /**< \brief EIC signal: EXTINT5 on PA05 mux A */
  #define MUX_PA05A_EIC_EXTINT5              0L
  #define PINMUX_PA05A_EIC_EXTINT5   ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5)
  #define PORT_PA05A_EIC_EXTINT5     (1ul <<  5)
  #define PIN_PA21A_EIC_EXTINT5             21L  /**< \brief EIC signal: EXTINT5 on PA21 mux A */
  #define MUX_PA21A_EIC_EXTINT5              0L
  #define PINMUX_PA21A_EIC_EXTINT5   ((PIN_PA21A_EIC_EXTINT5 << 16) | MUX_PA21A_EIC_EXTINT5)
  #define PORT_PA21A_EIC_EXTINT5     (1ul << 21)
  #define PIN_PB05A_EIC_EXTINT5             37L  /**< \brief EIC signal: EXTINT5 on PB05 mux A */
  #define MUX_PB05A_EIC_EXTINT5              0L
  #define PINMUX_PB05A_EIC_EXTINT5   ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)
  #define PORT_PB05A_EIC_EXTINT5     (1ul <<  5)
  #define PIN_PA06A_EIC_EXTINT6              6L  /**< \brief EIC signal: EXTINT6 on PA06 mux A */
  #define MUX_PA06A_EIC_EXTINT6              0L
  #define PINMUX_PA06A_EIC_EXTINT6   ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6)
  #define PORT_PA06A_EIC_EXTINT6     (1ul <<  6)
  #define PIN_PA22A_EIC_EXTINT6             22L  /**< \brief EIC signal: EXTINT6 on PA22 mux A */
  #define MUX_PA22A_EIC_EXTINT6              0L
  #define PINMUX_PA22A_EIC_EXTINT6   ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6)
  #define PORT_PA22A_EIC_EXTINT6     (1ul << 22)
  #define PIN_PB06A_EIC_EXTINT6             38L  /**< \brief EIC signal: EXTINT6 on PB06 mux A */
  #define MUX_PB06A_EIC_EXTINT6              0L
  #define PINMUX_PB06A_EIC_EXTINT6   ((PIN_PB06A_EIC_EXTINT6 << 16) | MUX_PB06A_EIC_EXTINT6)
  #define PORT_PB06A_EIC_EXTINT6     (1ul <<  6)
  #define PIN_PB22A_EIC_EXTINT6             54L  /**< \brief EIC signal: EXTINT6 on PB22 mux A */
  #define MUX_PB22A_EIC_EXTINT6              0L
  #define PINMUX_PB22A_EIC_EXTINT6   ((PIN_PB22A_EIC_EXTINT6 << 16) | MUX_PB22A_EIC_EXTINT6)
  #define PORT_PB22A_EIC_EXTINT6     (1ul << 22)
  #define PIN_PA07A_EIC_EXTINT7              7L  /**< \brief EIC signal: EXTINT7 on PA07 mux A */
  #define MUX_PA07A_EIC_EXTINT7              0L
  #define PINMUX_PA07A_EIC_EXTINT7   ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7)
  #define PORT_PA07A_EIC_EXTINT7     (1ul <<  7)
  #define PIN_PA23A_EIC_EXTINT7             23L  /**< \brief EIC signal: EXTINT7 on PA23 mux A */
  #define MUX_PA23A_EIC_EXTINT7              0L
  #define PINMUX_PA23A_EIC_EXTINT7   ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7)
  #define PORT_PA23A_EIC_EXTINT7     (1ul << 23)
  #define PIN_PB07A_EIC_EXTINT7             39L  /**< \brief EIC signal: EXTINT7 on PB07 mux A */
  #define MUX_PB07A_EIC_EXTINT7              0L
  #define PINMUX_PB07A_EIC_EXTINT7   ((PIN_PB07A_EIC_EXTINT7 << 16) | MUX_PB07A_EIC_EXTINT7)
  #define PORT_PB07A_EIC_EXTINT7     (1ul <<  7)
  #define PIN_PB23A_EIC_EXTINT7             55L  /**< \brief EIC signal: EXTINT7 on PB23 mux A */
  #define MUX_PB23A_EIC_EXTINT7              0L
  #define PINMUX_PB23A_EIC_EXTINT7   ((PIN_PB23A_EIC_EXTINT7 << 16) | MUX_PB23A_EIC_EXTINT7)
  #define PORT_PB23A_EIC_EXTINT7     (1ul << 23)
  #define PIN_PA28A_EIC_EXTINT8             28L  /**< \brief EIC signal: EXTINT8 on PA28 mux A */
  #define MUX_PA28A_EIC_EXTINT8              0L
  #define PINMUX_PA28A_EIC_EXTINT8   ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8)
  #define PORT_PA28A_EIC_EXTINT8     (1ul << 28)
  #define PIN_PB08A_EIC_EXTINT8             40L  /**< \brief EIC signal: EXTINT8 on PB08 mux A */
  #define MUX_PB08A_EIC_EXTINT8              0L
  #define PINMUX_PB08A_EIC_EXTINT8   ((PIN_PB08A_EIC_EXTINT8 << 16) | MUX_PB08A_EIC_EXTINT8)
  #define PORT_PB08A_EIC_EXTINT8     (1ul <<  8)
  #define PIN_PA09A_EIC_EXTINT9              9L  /**< \brief EIC signal: EXTINT9 on PA09 mux A */
  #define MUX_PA09A_EIC_EXTINT9              0L
  #define PINMUX_PA09A_EIC_EXTINT9   ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9)
  #define PORT_PA09A_EIC_EXTINT9     (1ul <<  9)
  #define PIN_PB09A_EIC_EXTINT9             41L  /**< \brief EIC signal: EXTINT9 on PB09 mux A */
  #define MUX_PB09A_EIC_EXTINT9              0L
  #define PINMUX_PB09A_EIC_EXTINT9   ((PIN_PB09A_EIC_EXTINT9 << 16) | MUX_PB09A_EIC_EXTINT9)
  #define PORT_PB09A_EIC_EXTINT9     (1ul <<  9)
  #define PIN_PA10A_EIC_EXTINT10            10L  /**< \brief EIC signal: EXTINT10 on PA10 mux A */
  #define MUX_PA10A_EIC_EXTINT10             0L
  #define PINMUX_PA10A_EIC_EXTINT10  ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10)
  #define PORT_PA10A_EIC_EXTINT10    (1ul << 10)
  #define PIN_PA30A_EIC_EXTINT10            30L  /**< \brief EIC signal: EXTINT10 on PA30 mux A */
  #define MUX_PA30A_EIC_EXTINT10             0L
  #define PINMUX_PA30A_EIC_EXTINT10  ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10)
  #define PORT_PA30A_EIC_EXTINT10    (1ul << 30)
  #define PIN_PB10A_EIC_EXTINT10            42L  /**< \brief EIC signal: EXTINT10 on PB10 mux A */
  #define MUX_PB10A_EIC_EXTINT10             0L
  #define PINMUX_PB10A_EIC_EXTINT10  ((PIN_PB10A_EIC_EXTINT10 << 16) | MUX_PB10A_EIC_EXTINT10)
  #define PORT_PB10A_EIC_EXTINT10    (1ul << 10)
  #define PIN_PA11A_EIC_EXTINT11            11L  /**< \brief EIC signal: EXTINT11 on PA11 mux A */
  #define MUX_PA11A_EIC_EXTINT11             0L
  #define PINMUX_PA11A_EIC_EXTINT11  ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11)
  #define PORT_PA11A_EIC_EXTINT11    (1ul << 11)
  #define PIN_PA31A_EIC_EXTINT11            31L  /**< \brief EIC signal: EXTINT11 on PA31 mux A */
  #define MUX_PA31A_EIC_EXTINT11             0L
  #define PINMUX_PA31A_EIC_EXTINT11  ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11)
  #define PORT_PA31A_EIC_EXTINT11    (1ul << 31)
  #define PIN_PB11A_EIC_EXTINT11            43L  /**< \brief EIC signal: EXTINT11 on PB11 mux A */
  #define MUX_PB11A_EIC_EXTINT11             0L
  #define PINMUX_PB11A_EIC_EXTINT11  ((PIN_PB11A_EIC_EXTINT11 << 16) | MUX_PB11A_EIC_EXTINT11)
  #define PORT_PB11A_EIC_EXTINT11    (1ul << 11)
  #define PIN_PA12A_EIC_EXTINT12            12L  /**< \brief EIC signal: EXTINT12 on PA12 mux A */
  #define MUX_PA12A_EIC_EXTINT12             0L
  #define PINMUX_PA12A_EIC_EXTINT12  ((PIN_PA12A_EIC_EXTINT12 << 16) | MUX_PA12A_EIC_EXTINT12)
  #define PORT_PA12A_EIC_EXTINT12    (1ul << 12)
  #define PIN_PA24A_EIC_EXTINT12            24L  /**< \brief EIC signal: EXTINT12 on PA24 mux A */
  #define MUX_PA24A_EIC_EXTINT12             0L
  #define PINMUX_PA24A_EIC_EXTINT12  ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12)
  #define PORT_PA24A_EIC_EXTINT12    (1ul << 24)
  #define PIN_PB12A_EIC_EXTINT12            44L  /**< \brief EIC signal: EXTINT12 on PB12 mux A */
  #define MUX_PB12A_EIC_EXTINT12             0L
  #define PINMUX_PB12A_EIC_EXTINT12  ((PIN_PB12A_EIC_EXTINT12 << 16) | MUX_PB12A_EIC_EXTINT12)
  #define PORT_PB12A_EIC_EXTINT12    (1ul << 12)
  #define PIN_PA13A_EIC_EXTINT13            13L  /**< \brief EIC signal: EXTINT13 on PA13 mux A */
  #define MUX_PA13A_EIC_EXTINT13             0L
  #define PINMUX_PA13A_EIC_EXTINT13  ((PIN_PA13A_EIC_EXTINT13 << 16) | MUX_PA13A_EIC_EXTINT13)
  #define PORT_PA13A_EIC_EXTINT13    (1ul << 13)
  #define PIN_PA25A_EIC_EXTINT13            25L  /**< \brief EIC signal: EXTINT13 on PA25 mux A */
  #define MUX_PA25A_EIC_EXTINT13             0L
  #define PINMUX_PA25A_EIC_EXTINT13  ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13)
  #define PORT_PA25A_EIC_EXTINT13    (1ul << 25)
  #define PIN_PB13A_EIC_EXTINT13            45L  /**< \brief EIC signal: EXTINT13 on PB13 mux A */
  #define MUX_PB13A_EIC_EXTINT13             0L
  #define PINMUX_PB13A_EIC_EXTINT13  ((PIN_PB13A_EIC_EXTINT13 << 16) | MUX_PB13A_EIC_EXTINT13)
  #define PORT_PB13A_EIC_EXTINT13    (1ul << 13)
  #define PIN_PB14A_EIC_EXTINT14            46L  /**< \brief EIC signal: EXTINT14 on PB14 mux A */
  #define MUX_PB14A_EIC_EXTINT14             0L
  #define PINMUX_PB14A_EIC_EXTINT14  ((PIN_PB14A_EIC_EXTINT14 << 16) | MUX_PB14A_EIC_EXTINT14)
  #define PORT_PB14A_EIC_EXTINT14    (1ul << 14)
  #define PIN_PB30A_EIC_EXTINT14            62L  /**< \brief EIC signal: EXTINT14 on PB30 mux A */
  #define MUX_PB30A_EIC_EXTINT14             0L
  #define PINMUX_PB30A_EIC_EXTINT14  ((PIN_PB30A_EIC_EXTINT14 << 16) | MUX_PB30A_EIC_EXTINT14)
  #define PORT_PB30A_EIC_EXTINT14    (1ul << 30)
  #define PIN_PA14A_EIC_EXTINT14            14L  /**< \brief EIC signal: EXTINT14 on PA14 mux A */
  #define MUX_PA14A_EIC_EXTINT14             0L
  #define PINMUX_PA14A_EIC_EXTINT14  ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14)
  #define PORT_PA14A_EIC_EXTINT14    (1ul << 14)
  #define PIN_PA27A_EIC_EXTINT15            27L  /**< \brief EIC signal: EXTINT15 on PA27 mux A */
  #define MUX_PA27A_EIC_EXTINT15             0L
  #define PINMUX_PA27A_EIC_EXTINT15  ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15)
  #define PORT_PA27A_EIC_EXTINT15    (1ul << 27)
  #define PIN_PB15A_EIC_EXTINT15            47L  /**< \brief EIC signal: EXTINT15 on PB15 mux A */
  #define MUX_PB15A_EIC_EXTINT15             0L
  #define PINMUX_PB15A_EIC_EXTINT15  ((PIN_PB15A_EIC_EXTINT15 << 16) | MUX_PB15A_EIC_EXTINT15)
  #define PORT_PB15A_EIC_EXTINT15    (1ul << 15)
  #define PIN_PB31A_EIC_EXTINT15            63L  /**< \brief EIC signal: EXTINT15 on PB31 mux A */
  #define MUX_PB31A_EIC_EXTINT15             0L
  #define PINMUX_PB31A_EIC_EXTINT15  ((PIN_PB31A_EIC_EXTINT15 << 16) | MUX_PB31A_EIC_EXTINT15)
  #define PORT_PB31A_EIC_EXTINT15    (1ul << 31)
  #define PIN_PA15A_EIC_EXTINT15            15L  /**< \brief EIC signal: EXTINT15 on PA15 mux A */
  #define MUX_PA15A_EIC_EXTINT15             0L
  #define PINMUX_PA15A_EIC_EXTINT15  ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15)
  #define PORT_PA15A_EIC_EXTINT15    (1ul << 15)
  #define PIN_PA08A_EIC_NMI                  8L  /**< \brief EIC signal: NMI on PA08 mux A */
  #define MUX_PA08A_EIC_NMI                  0L
  #define PINMUX_PA08A_EIC_NMI       ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI)
  #define PORT_PA08A_EIC_NMI         (1ul <<  8)
  /* ========== PORT definition for SERCOM0 peripheral ========== */
  #define PIN_PA04D_SERCOM0_PAD0             4L  /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */
  #define MUX_PA04D_SERCOM0_PAD0             3L
  #define PINMUX_PA04D_SERCOM0_PAD0  ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0)
  #define PORT_PA04D_SERCOM0_PAD0    (1ul <<  4)
  #define PIN_PA08C_SERCOM0_PAD0             8L  /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */
  #define MUX_PA08C_SERCOM0_PAD0             2L
  #define PINMUX_PA08C_SERCOM0_PAD0  ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0)
  #define PORT_PA08C_SERCOM0_PAD0    (1ul <<  8)
  #define PIN_PA05D_SERCOM0_PAD1             5L  /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */
  #define MUX_PA05D_SERCOM0_PAD1             3L
  #define PINMUX_PA05D_SERCOM0_PAD1  ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1)
  #define PORT_PA05D_SERCOM0_PAD1    (1ul <<  5)
  #define PIN_PA09C_SERCOM0_PAD1             9L  /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */
  #define MUX_PA09C_SERCOM0_PAD1             2L
  #define PINMUX_PA09C_SERCOM0_PAD1  ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1)
  #define PORT_PA09C_SERCOM0_PAD1    (1ul <<  9)
  #define PIN_PA06D_SERCOM0_PAD2             6L  /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */
  #define MUX_PA06D_SERCOM0_PAD2             3L
  #define PINMUX_PA06D_SERCOM0_PAD2  ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2)
  #define PORT_PA06D_SERCOM0_PAD2    (1ul <<  6)
  #define PIN_PA10C_SERCOM0_PAD2            10L  /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */
  #define MUX_PA10C_SERCOM0_PAD2             2L
  #define PINMUX_PA10C_SERCOM0_PAD2  ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2)
  #define PORT_PA10C_SERCOM0_PAD2    (1ul << 10)
  #define PIN_PA07D_SERCOM0_PAD3             7L  /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */
  #define MUX_PA07D_SERCOM0_PAD3             3L
  #define PINMUX_PA07D_SERCOM0_PAD3  ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3)
  #define PORT_PA07D_SERCOM0_PAD3    (1ul <<  7)
  #define PIN_PA11C_SERCOM0_PAD3            11L  /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */
  #define MUX_PA11C_SERCOM0_PAD3             2L
  #define PINMUX_PA11C_SERCOM0_PAD3  ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3)
  #define PORT_PA11C_SERCOM0_PAD3    (1ul << 11)
  /* ========== PORT definition for SERCOM1 peripheral ========== */
  #define PIN_PA16C_SERCOM1_PAD0            16L  /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */
  #define MUX_PA16C_SERCOM1_PAD0             2L
  #define PINMUX_PA16C_SERCOM1_PAD0  ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0)
  #define PORT_PA16C_SERCOM1_PAD0    (1ul << 16)
  #define PIN_PA00D_SERCOM1_PAD0             0L  /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */
  #define MUX_PA00D_SERCOM1_PAD0             3L
  #define PINMUX_PA00D_SERCOM1_PAD0  ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0)
  #define PORT_PA00D_SERCOM1_PAD0    (1ul <<  0)
  #define PIN_PA17C_SERCOM1_PAD1            17L  /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */
  #define MUX_PA17C_SERCOM1_PAD1             2L
  #define PINMUX_PA17C_SERCOM1_PAD1  ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1)
  #define PORT_PA17C_SERCOM1_PAD1    (1ul << 17)
  #define PIN_PA01D_SERCOM1_PAD1             1L  /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */
  #define MUX_PA01D_SERCOM1_PAD1             3L
  #define PINMUX_PA01D_SERCOM1_PAD1  ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1)
  #define PORT_PA01D_SERCOM1_PAD1    (1ul <<  1)
  #define PIN_PA30D_SERCOM1_PAD2            30L  /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */
  #define MUX_PA30D_SERCOM1_PAD2             3L
  #define PINMUX_PA30D_SERCOM1_PAD2  ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2)
  #define PORT_PA30D_SERCOM1_PAD2    (1ul << 30)
  #define PIN_PA18C_SERCOM1_PAD2            18L  /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */
  #define MUX_PA18C_SERCOM1_PAD2             2L
  #define PINMUX_PA18C_SERCOM1_PAD2  ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2)
  #define PORT_PA18C_SERCOM1_PAD2    (1ul << 18)
  #define PIN_PA31D_SERCOM1_PAD3            31L  /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */
  #define MUX_PA31D_SERCOM1_PAD3             3L
  #define PINMUX_PA31D_SERCOM1_PAD3  ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3)
  #define PORT_PA31D_SERCOM1_PAD3    (1ul << 31)
  #define PIN_PA19C_SERCOM1_PAD3            19L  /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */
  #define MUX_PA19C_SERCOM1_PAD3             2L
  #define PINMUX_PA19C_SERCOM1_PAD3  ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3)
  #define PORT_PA19C_SERCOM1_PAD3    (1ul << 19)
  /* ========== PORT definition for SERCOM2 peripheral ========== */
  #define PIN_PA08D_SERCOM2_PAD0             8L  /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */
  #define MUX_PA08D_SERCOM2_PAD0             3L
  #define PINMUX_PA08D_SERCOM2_PAD0  ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0)
  #define PORT_PA08D_SERCOM2_PAD0    (1ul <<  8)
  #define PIN_PA12C_SERCOM2_PAD0            12L  /**< \brief SERCOM2 signal: PAD0 on PA12 mux C */
  #define MUX_PA12C_SERCOM2_PAD0             2L
  #define PINMUX_PA12C_SERCOM2_PAD0  ((PIN_PA12C_SERCOM2_PAD0 << 16) | MUX_PA12C_SERCOM2_PAD0)
  #define PORT_PA12C_SERCOM2_PAD0    (1ul << 12)
  #define PIN_PA09D_SERCOM2_PAD1             9L  /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */
  #define MUX_PA09D_SERCOM2_PAD1             3L
  #define PINMUX_PA09D_SERCOM2_PAD1  ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1)
  #define PORT_PA09D_SERCOM2_PAD1    (1ul <<  9)
  #define PIN_PA13C_SERCOM2_PAD1            13L  /**< \brief SERCOM2 signal: PAD1 on PA13 mux C */
  #define MUX_PA13C_SERCOM2_PAD1             2L
  #define PINMUX_PA13C_SERCOM2_PAD1  ((PIN_PA13C_SERCOM2_PAD1 << 16) | MUX_PA13C_SERCOM2_PAD1)
  #define PORT_PA13C_SERCOM2_PAD1    (1ul << 13)
  #define PIN_PA10D_SERCOM2_PAD2            10L  /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */
  #define MUX_PA10D_SERCOM2_PAD2             3L
  #define PINMUX_PA10D_SERCOM2_PAD2  ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2)
  #define PORT_PA10D_SERCOM2_PAD2    (1ul << 10)
  #define PIN_PA14C_SERCOM2_PAD2            14L  /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */
  #define MUX_PA14C_SERCOM2_PAD2             2L
  #define PINMUX_PA14C_SERCOM2_PAD2  ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2)
  #define PORT_PA14C_SERCOM2_PAD2    (1ul << 14)
  #define PIN_PA11D_SERCOM2_PAD3            11L  /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */
  #define MUX_PA11D_SERCOM2_PAD3             3L
  #define PINMUX_PA11D_SERCOM2_PAD3  ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3)
  #define PORT_PA11D_SERCOM2_PAD3    (1ul << 11)
  #define PIN_PA15C_SERCOM2_PAD3            15L  /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */
  #define MUX_PA15C_SERCOM2_PAD3             2L
  #define PINMUX_PA15C_SERCOM2_PAD3  ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3)
  #define PORT_PA15C_SERCOM2_PAD3    (1ul << 15)
  /* ========== PORT definition for SERCOM3 peripheral ========== */
  #define PIN_PA16D_SERCOM3_PAD0            16L  /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */
  #define MUX_PA16D_SERCOM3_PAD0             3L
  #define PINMUX_PA16D_SERCOM3_PAD0  ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0)
  #define PORT_PA16D_SERCOM3_PAD0    (1ul << 16)
  #define PIN_PA22C_SERCOM3_PAD0            22L  /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */
  #define MUX_PA22C_SERCOM3_PAD0             2L
  #define PINMUX_PA22C_SERCOM3_PAD0  ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0)
  #define PORT_PA22C_SERCOM3_PAD0    (1ul << 22)
  #define PIN_PA17D_SERCOM3_PAD1            17L  /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */
  #define MUX_PA17D_SERCOM3_PAD1             3L
  #define PINMUX_PA17D_SERCOM3_PAD1  ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1)
  #define PORT_PA17D_SERCOM3_PAD1    (1ul << 17)
  #define PIN_PA23C_SERCOM3_PAD1            23L  /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */
  #define MUX_PA23C_SERCOM3_PAD1             2L
  #define PINMUX_PA23C_SERCOM3_PAD1  ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1)
  #define PORT_PA23C_SERCOM3_PAD1    (1ul << 23)
  #define PIN_PA18D_SERCOM3_PAD2            18L  /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */
  #define MUX_PA18D_SERCOM3_PAD2             3L
  #define PINMUX_PA18D_SERCOM3_PAD2  ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2)
  #define PORT_PA18D_SERCOM3_PAD2    (1ul << 18)
  #define PIN_PA20D_SERCOM3_PAD2            20L  /**< \brief SERCOM3 signal: PAD2 on PA20 mux D */
  #define MUX_PA20D_SERCOM3_PAD2             3L
  #define PINMUX_PA20D_SERCOM3_PAD2  ((PIN_PA20D_SERCOM3_PAD2 << 16) | MUX_PA20D_SERCOM3_PAD2)
  #define PORT_PA20D_SERCOM3_PAD2    (1ul << 20)
  #define PIN_PA24C_SERCOM3_PAD2            24L  /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */
  #define MUX_PA24C_SERCOM3_PAD2             2L
  #define PINMUX_PA24C_SERCOM3_PAD2  ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2)
  #define PORT_PA24C_SERCOM3_PAD2    (1ul << 24)
  #define PIN_PA19D_SERCOM3_PAD3            19L  /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */
  #define MUX_PA19D_SERCOM3_PAD3             3L
  #define PINMUX_PA19D_SERCOM3_PAD3  ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3)
  #define PORT_PA19D_SERCOM3_PAD3    (1ul << 19)
  #define PIN_PA21D_SERCOM3_PAD3            21L  /**< \brief SERCOM3 signal: PAD3 on PA21 mux D */
  #define MUX_PA21D_SERCOM3_PAD3             3L
  #define PINMUX_PA21D_SERCOM3_PAD3  ((PIN_PA21D_SERCOM3_PAD3 << 16) | MUX_PA21D_SERCOM3_PAD3)
  #define PORT_PA21D_SERCOM3_PAD3    (1ul << 21)
  #define PIN_PA25C_SERCOM3_PAD3            25L  /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */
  #define MUX_PA25C_SERCOM3_PAD3             2L
  #define PINMUX_PA25C_SERCOM3_PAD3  ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3)
  #define PORT_PA25C_SERCOM3_PAD3    (1ul << 25)
  /* ========== PORT definition for SERCOM4 peripheral ========== */
  #define PIN_PA12D_SERCOM4_PAD0            12L  /**< \brief SERCOM4 signal: PAD0 on PA12 mux D */
  #define MUX_PA12D_SERCOM4_PAD0             3L
  #define PINMUX_PA12D_SERCOM4_PAD0  ((PIN_PA12D_SERCOM4_PAD0 << 16) | MUX_PA12D_SERCOM4_PAD0)
  #define PORT_PA12D_SERCOM4_PAD0    (1ul << 12)
  #define PIN_PB08D_SERCOM4_PAD0            40L  /**< \brief SERCOM4 signal: PAD0 on PB08 mux D */
  #define MUX_PB08D_SERCOM4_PAD0             3L
  #define PINMUX_PB08D_SERCOM4_PAD0  ((PIN_PB08D_SERCOM4_PAD0 << 16) | MUX_PB08D_SERCOM4_PAD0)
  #define PORT_PB08D_SERCOM4_PAD0    (1ul <<  8)
  #define PIN_PB12C_SERCOM4_PAD0            44L  /**< \brief SERCOM4 signal: PAD0 on PB12 mux C */
  #define MUX_PB12C_SERCOM4_PAD0             2L
  #define PINMUX_PB12C_SERCOM4_PAD0  ((PIN_PB12C_SERCOM4_PAD0 << 16) | MUX_PB12C_SERCOM4_PAD0)
  #define PORT_PB12C_SERCOM4_PAD0    (1ul << 12)
  #define PIN_PA13D_SERCOM4_PAD1            13L  /**< \brief SERCOM4 signal: PAD1 on PA13 mux D */
  #define MUX_PA13D_SERCOM4_PAD1             3L
  #define PINMUX_PA13D_SERCOM4_PAD1  ((PIN_PA13D_SERCOM4_PAD1 << 16) | MUX_PA13D_SERCOM4_PAD1)
  #define PORT_PA13D_SERCOM4_PAD1    (1ul << 13)
  #define PIN_PB09D_SERCOM4_PAD1            41L  /**< \brief SERCOM4 signal: PAD1 on PB09 mux D */
  #define MUX_PB09D_SERCOM4_PAD1             3L
  #define PINMUX_PB09D_SERCOM4_PAD1  ((PIN_PB09D_SERCOM4_PAD1 << 16) | MUX_PB09D_SERCOM4_PAD1)
  #define PORT_PB09D_SERCOM4_PAD1    (1ul <<  9)
  #define PIN_PB13C_SERCOM4_PAD1            45L  /**< \brief SERCOM4 signal: PAD1 on PB13 mux C */
  #define MUX_PB13C_SERCOM4_PAD1             2L
  #define PINMUX_PB13C_SERCOM4_PAD1  ((PIN_PB13C_SERCOM4_PAD1 << 16) | MUX_PB13C_SERCOM4_PAD1)
  #define PORT_PB13C_SERCOM4_PAD1    (1ul << 13)
  #define PIN_PA14D_SERCOM4_PAD2            14L  /**< \brief SERCOM4 signal: PAD2 on PA14 mux D */
  #define MUX_PA14D_SERCOM4_PAD2             3L
  #define PINMUX_PA14D_SERCOM4_PAD2  ((PIN_PA14D_SERCOM4_PAD2 << 16) | MUX_PA14D_SERCOM4_PAD2)
  #define PORT_PA14D_SERCOM4_PAD2    (1ul << 14)
  #define PIN_PB10D_SERCOM4_PAD2            42L  /**< \brief SERCOM4 signal: PAD2 on PB10 mux D */
  #define MUX_PB10D_SERCOM4_PAD2             3L
  #define PINMUX_PB10D_SERCOM4_PAD2  ((PIN_PB10D_SERCOM4_PAD2 << 16) | MUX_PB10D_SERCOM4_PAD2)
  #define PORT_PB10D_SERCOM4_PAD2    (1ul << 10)
  #define PIN_PB14C_SERCOM4_PAD2            46L  /**< \brief SERCOM4 signal: PAD2 on PB14 mux C */
  #define MUX_PB14C_SERCOM4_PAD2             2L
  #define PINMUX_PB14C_SERCOM4_PAD2  ((PIN_PB14C_SERCOM4_PAD2 << 16) | MUX_PB14C_SERCOM4_PAD2)
  #define PORT_PB14C_SERCOM4_PAD2    (1ul << 14)
  #define PIN_PA15D_SERCOM4_PAD3            15L  /**< \brief SERCOM4 signal: PAD3 on PA15 mux D */
  #define MUX_PA15D_SERCOM4_PAD3             3L
  #define PINMUX_PA15D_SERCOM4_PAD3  ((PIN_PA15D_SERCOM4_PAD3 << 16) | MUX_PA15D_SERCOM4_PAD3)
  #define PORT_PA15D_SERCOM4_PAD3    (1ul << 15)
  #define PIN_PB11D_SERCOM4_PAD3            43L  /**< \brief SERCOM4 signal: PAD3 on PB11 mux D */
  #define MUX_PB11D_SERCOM4_PAD3             3L
  #define PINMUX_PB11D_SERCOM4_PAD3  ((PIN_PB11D_SERCOM4_PAD3 << 16) | MUX_PB11D_SERCOM4_PAD3)
  #define PORT_PB11D_SERCOM4_PAD3    (1ul << 11)
  #define PIN_PB15C_SERCOM4_PAD3            47L  /**< \brief SERCOM4 signal: PAD3 on PB15 mux C */
  #define MUX_PB15C_SERCOM4_PAD3             2L
  #define PINMUX_PB15C_SERCOM4_PAD3  ((PIN_PB15C_SERCOM4_PAD3 << 16) | MUX_PB15C_SERCOM4_PAD3)
  #define PORT_PB15C_SERCOM4_PAD3    (1ul << 15)
  /* ========== PORT definition for SERCOM5 peripheral ========== */
  #define PIN_PA22D_SERCOM5_PAD0            22L  /**< \brief SERCOM5 signal: PAD0 on PA22 mux D */
  #define MUX_PA22D_SERCOM5_PAD0             3L
  #define PINMUX_PA22D_SERCOM5_PAD0  ((PIN_PA22D_SERCOM5_PAD0 << 16) | MUX_PA22D_SERCOM5_PAD0)
  #define PORT_PA22D_SERCOM5_PAD0    (1ul << 22)
  #define PIN_PB02D_SERCOM5_PAD0            34L  /**< \brief SERCOM5 signal: PAD0 on PB02 mux D */
  #define MUX_PB02D_SERCOM5_PAD0             3L
  #define PINMUX_PB02D_SERCOM5_PAD0  ((PIN_PB02D_SERCOM5_PAD0 << 16) | MUX_PB02D_SERCOM5_PAD0)
  #define PORT_PB02D_SERCOM5_PAD0    (1ul <<  2)
  #define PIN_PB30D_SERCOM5_PAD0            62L  /**< \brief SERCOM5 signal: PAD0 on PB30 mux D */
  #define MUX_PB30D_SERCOM5_PAD0             3L
  #define PINMUX_PB30D_SERCOM5_PAD0  ((PIN_PB30D_SERCOM5_PAD0 << 16) | MUX_PB30D_SERCOM5_PAD0)
  #define PORT_PB30D_SERCOM5_PAD0    (1ul << 30)
  #define PIN_PB16C_SERCOM5_PAD0            48L  /**< \brief SERCOM5 signal: PAD0 on PB16 mux C */
  #define MUX_PB16C_SERCOM5_PAD0             2L
  #define PINMUX_PB16C_SERCOM5_PAD0  ((PIN_PB16C_SERCOM5_PAD0 << 16) | MUX_PB16C_SERCOM5_PAD0)
  #define PORT_PB16C_SERCOM5_PAD0    (1ul << 16)
  #define PIN_PA23D_SERCOM5_PAD1            23L  /**< \brief SERCOM5 signal: PAD1 on PA23 mux D */
  #define MUX_PA23D_SERCOM5_PAD1             3L
  #define PINMUX_PA23D_SERCOM5_PAD1  ((PIN_PA23D_SERCOM5_PAD1 << 16) | MUX_PA23D_SERCOM5_PAD1)
  #define PORT_PA23D_SERCOM5_PAD1    (1ul << 23)
  #define PIN_PB03D_SERCOM5_PAD1            35L  /**< \brief SERCOM5 signal: PAD1 on PB03 mux D */
  #define MUX_PB03D_SERCOM5_PAD1             3L
  #define PINMUX_PB03D_SERCOM5_PAD1  ((PIN_PB03D_SERCOM5_PAD1 << 16) | MUX_PB03D_SERCOM5_PAD1)
  #define PORT_PB03D_SERCOM5_PAD1    (1ul <<  3)
  #define PIN_PB31D_SERCOM5_PAD1            63L  /**< \brief SERCOM5 signal: PAD1 on PB31 mux D */
  #define MUX_PB31D_SERCOM5_PAD1             3L
  #define PINMUX_PB31D_SERCOM5_PAD1  ((PIN_PB31D_SERCOM5_PAD1 << 16) | MUX_PB31D_SERCOM5_PAD1)
  #define PORT_PB31D_SERCOM5_PAD1    (1ul << 31)
  #define PIN_PB17C_SERCOM5_PAD1            49L  /**< \brief SERCOM5 signal: PAD1 on PB17 mux C */
  #define MUX_PB17C_SERCOM5_PAD1             2L
  #define PINMUX_PB17C_SERCOM5_PAD1  ((PIN_PB17C_SERCOM5_PAD1 << 16) | MUX_PB17C_SERCOM5_PAD1)
  #define PORT_PB17C_SERCOM5_PAD1    (1ul << 17)
  #define PIN_PA24D_SERCOM5_PAD2            24L  /**< \brief SERCOM5 signal: PAD2 on PA24 mux D */
  #define MUX_PA24D_SERCOM5_PAD2             3L
  #define PINMUX_PA24D_SERCOM5_PAD2  ((PIN_PA24D_SERCOM5_PAD2 << 16) | MUX_PA24D_SERCOM5_PAD2)
  #define PORT_PA24D_SERCOM5_PAD2    (1ul << 24)
  #define PIN_PB00D_SERCOM5_PAD2            32L  /**< \brief SERCOM5 signal: PAD2 on PB00 mux D */
  #define MUX_PB00D_SERCOM5_PAD2             3L
  #define PINMUX_PB00D_SERCOM5_PAD2  ((PIN_PB00D_SERCOM5_PAD2 << 16) | MUX_PB00D_SERCOM5_PAD2)
  #define PORT_PB00D_SERCOM5_PAD2    (1ul <<  0)
  #define PIN_PB22D_SERCOM5_PAD2            54L  /**< \brief SERCOM5 signal: PAD2 on PB22 mux D */
  #define MUX_PB22D_SERCOM5_PAD2             3L
  #define PINMUX_PB22D_SERCOM5_PAD2  ((PIN_PB22D_SERCOM5_PAD2 << 16) | MUX_PB22D_SERCOM5_PAD2)
  #define PORT_PB22D_SERCOM5_PAD2    (1ul << 22)
  #define PIN_PA20C_SERCOM5_PAD2            20L  /**< \brief SERCOM5 signal: PAD2 on PA20 mux C */
  #define MUX_PA20C_SERCOM5_PAD2             2L
  #define PINMUX_PA20C_SERCOM5_PAD2  ((PIN_PA20C_SERCOM5_PAD2 << 16) | MUX_PA20C_SERCOM5_PAD2)
  #define PORT_PA20C_SERCOM5_PAD2    (1ul << 20)
  #define PIN_PA25D_SERCOM5_PAD3            25L  /**< \brief SERCOM5 signal: PAD3 on PA25 mux D */
  #define MUX_PA25D_SERCOM5_PAD3             3L
  #define PINMUX_PA25D_SERCOM5_PAD3  ((PIN_PA25D_SERCOM5_PAD3 << 16) | MUX_PA25D_SERCOM5_PAD3)
  #define PORT_PA25D_SERCOM5_PAD3    (1ul << 25)
  #define PIN_PB01D_SERCOM5_PAD3            33L  /**< \brief SERCOM5 signal: PAD3 on PB01 mux D */
  #define MUX_PB01D_SERCOM5_PAD3             3L
  #define PINMUX_PB01D_SERCOM5_PAD3  ((PIN_PB01D_SERCOM5_PAD3 << 16) | MUX_PB01D_SERCOM5_PAD3)
  #define PORT_PB01D_SERCOM5_PAD3    (1ul <<  1)
  #define PIN_PB23D_SERCOM5_PAD3            55L  /**< \brief SERCOM5 signal: PAD3 on PB23 mux D */
  #define MUX_PB23D_SERCOM5_PAD3             3L
  #define PINMUX_PB23D_SERCOM5_PAD3  ((PIN_PB23D_SERCOM5_PAD3 << 16) | MUX_PB23D_SERCOM5_PAD3)
  #define PORT_PB23D_SERCOM5_PAD3    (1ul << 23)
  #define PIN_PA21C_SERCOM5_PAD3            21L  /**< \brief SERCOM5 signal: PAD3 on PA21 mux C */
  #define MUX_PA21C_SERCOM5_PAD3             2L
  #define PINMUX_PA21C_SERCOM5_PAD3  ((PIN_PA21C_SERCOM5_PAD3 << 16) | MUX_PA21C_SERCOM5_PAD3)
  #define PORT_PA21C_SERCOM5_PAD3    (1ul << 21)
  /* ========== PORT definition for TC0 peripheral ========== */
  #define PIN_PA04F_TC0_WO0                  4L  /**< \brief TC0 signal: WO0 on PA04 mux F */
  #define MUX_PA04F_TC0_WO0                  5L
  #define PINMUX_PA04F_TC0_WO0       ((PIN_PA04F_TC0_WO0 << 16) | MUX_PA04F_TC0_WO0)
  #define PORT_PA04F_TC0_WO0         (1ul <<  4)
  #define PIN_PB30F_TC0_WO0                 62L  /**< \brief TC0 signal: WO0 on PB30 mux F */
  #define MUX_PB30F_TC0_WO0                  5L
  #define PINMUX_PB30F_TC0_WO0       ((PIN_PB30F_TC0_WO0 << 16) | MUX_PB30F_TC0_WO0)
  #define PORT_PB30F_TC0_WO0         (1ul << 30)
  #define PIN_PA08E_TC0_WO0                  8L  /**< \brief TC0 signal: WO0 on PA08 mux E */
  #define MUX_PA08E_TC0_WO0                  4L
  #define PINMUX_PA08E_TC0_WO0       ((PIN_PA08E_TC0_WO0 << 16) | MUX_PA08E_TC0_WO0)
  #define PORT_PA08E_TC0_WO0         (1ul <<  8)
  #define PIN_PA05F_TC0_WO1                  5L  /**< \brief TC0 signal: WO1 on PA05 mux F */
  #define MUX_PA05F_TC0_WO1                  5L
  #define PINMUX_PA05F_TC0_WO1       ((PIN_PA05F_TC0_WO1 << 16) | MUX_PA05F_TC0_WO1)
  #define PORT_PA05F_TC0_WO1         (1ul <<  5)
  #define PIN_PB31F_TC0_WO1                 63L  /**< \brief TC0 signal: WO1 on PB31 mux F */
  #define MUX_PB31F_TC0_WO1                  5L
  #define PINMUX_PB31F_TC0_WO1       ((PIN_PB31F_TC0_WO1 << 16) | MUX_PB31F_TC0_WO1)
  #define PORT_PB31F_TC0_WO1         (1ul << 31)
  #define PIN_PA09E_TC0_WO1                  9L  /**< \brief TC0 signal: WO1 on PA09 mux E */
  #define MUX_PA09E_TC0_WO1                  4L
  #define PINMUX_PA09E_TC0_WO1       ((PIN_PA09E_TC0_WO1 << 16) | MUX_PA09E_TC0_WO1)
  #define PORT_PA09E_TC0_WO1         (1ul <<  9)
  /* ========== PORT definition for TC1 peripheral ========== */
  #define PIN_PA06F_TC1_WO0                  6L  /**< \brief TC1 signal: WO0 on PA06 mux F */
  #define MUX_PA06F_TC1_WO0                  5L
  #define PINMUX_PA06F_TC1_WO0       ((PIN_PA06F_TC1_WO0 << 16) | MUX_PA06F_TC1_WO0)
  #define PORT_PA06F_TC1_WO0         (1ul <<  6)
  #define PIN_PA30F_TC1_WO0                 30L  /**< \brief TC1 signal: WO0 on PA30 mux F */
  #define MUX_PA30F_TC1_WO0                  5L
  #define PINMUX_PA30F_TC1_WO0       ((PIN_PA30F_TC1_WO0 << 16) | MUX_PA30F_TC1_WO0)
  #define PORT_PA30F_TC1_WO0         (1ul << 30)
  #define PIN_PA10E_TC1_WO0                 10L  /**< \brief TC1 signal: WO0 on PA10 mux E */
  #define MUX_PA10E_TC1_WO0                  4L
  #define PINMUX_PA10E_TC1_WO0       ((PIN_PA10E_TC1_WO0 << 16) | MUX_PA10E_TC1_WO0)
  #define PORT_PA10E_TC1_WO0         (1ul << 10)
  #define PIN_PA07F_TC1_WO1                  7L  /**< \brief TC1 signal: WO1 on PA07 mux F */
  #define MUX_PA07F_TC1_WO1                  5L
  #define PINMUX_PA07F_TC1_WO1       ((PIN_PA07F_TC1_WO1 << 16) | MUX_PA07F_TC1_WO1)
  #define PORT_PA07F_TC1_WO1         (1ul <<  7)
  #define PIN_PA31F_TC1_WO1                 31L  /**< \brief TC1 signal: WO1 on PA31 mux F */
  #define MUX_PA31F_TC1_WO1                  5L
  #define PINMUX_PA31F_TC1_WO1       ((PIN_PA31F_TC1_WO1 << 16) | MUX_PA31F_TC1_WO1)
  #define PORT_PA31F_TC1_WO1         (1ul << 31)
  #define PIN_PA11E_TC1_WO1                 11L  /**< \brief TC1 signal: WO1 on PA11 mux E */
  #define MUX_PA11E_TC1_WO1                  4L
  #define PINMUX_PA11E_TC1_WO1       ((PIN_PA11E_TC1_WO1 << 16) | MUX_PA11E_TC1_WO1)
  #define PORT_PA11E_TC1_WO1         (1ul << 11)
  /* ========== PORT definition for TC2 peripheral ========== */
  #define PIN_PA16F_TC2_WO0                 16L  /**< \brief TC2 signal: WO0 on PA16 mux F */
  #define MUX_PA16F_TC2_WO0                  5L
  #define PINMUX_PA16F_TC2_WO0       ((PIN_PA16F_TC2_WO0 << 16) | MUX_PA16F_TC2_WO0)
  #define PORT_PA16F_TC2_WO0         (1ul << 16)
  #define PIN_PA12E_TC2_WO0                 12L  /**< \brief TC2 signal: WO0 on PA12 mux E */
  #define MUX_PA12E_TC2_WO0                  4L
  #define PINMUX_PA12E_TC2_WO0       ((PIN_PA12E_TC2_WO0 << 16) | MUX_PA12E_TC2_WO0)
  #define PORT_PA12E_TC2_WO0         (1ul << 12)
  #define PIN_PA00F_TC2_WO0                  0L  /**< \brief TC2 signal: WO0 on PA00 mux F */
  #define MUX_PA00F_TC2_WO0                  5L
  #define PINMUX_PA00F_TC2_WO0       ((PIN_PA00F_TC2_WO0 << 16) | MUX_PA00F_TC2_WO0)
  #define PORT_PA00F_TC2_WO0         (1ul <<  0)
  #define PIN_PA17F_TC2_WO1                 17L  /**< \brief TC2 signal: WO1 on PA17 mux F */
  #define MUX_PA17F_TC2_WO1                  5L
  #define PINMUX_PA17F_TC2_WO1       ((PIN_PA17F_TC2_WO1 << 16) | MUX_PA17F_TC2_WO1)
  #define PORT_PA17F_TC2_WO1         (1ul << 17)
  #define PIN_PA13E_TC2_WO1                 13L  /**< \brief TC2 signal: WO1 on PA13 mux E */
  #define MUX_PA13E_TC2_WO1                  4L
  #define PINMUX_PA13E_TC2_WO1       ((PIN_PA13E_TC2_WO1 << 16) | MUX_PA13E_TC2_WO1)
  #define PORT_PA13E_TC2_WO1         (1ul << 13)
  #define PIN_PA01F_TC2_WO1                  1L  /**< \brief TC2 signal: WO1 on PA01 mux F */
  #define MUX_PA01F_TC2_WO1                  5L
  #define PINMUX_PA01F_TC2_WO1       ((PIN_PA01F_TC2_WO1 << 16) | MUX_PA01F_TC2_WO1)
  #define PORT_PA01F_TC2_WO1         (1ul <<  1)
  /* ========== PORT definition for TC3 peripheral ========== */
  #define PIN_PA18F_TC3_WO0                 18L  /**< \brief TC3 signal: WO0 on PA18 mux F */
  #define MUX_PA18F_TC3_WO0                  5L
  #define PINMUX_PA18F_TC3_WO0       ((PIN_PA18F_TC3_WO0 << 16) | MUX_PA18F_TC3_WO0)
  #define PORT_PA18F_TC3_WO0         (1ul << 18)
  #define PIN_PA14E_TC3_WO0                 14L  /**< \brief TC3 signal: WO0 on PA14 mux E */
  #define MUX_PA14E_TC3_WO0                  4L
  #define PINMUX_PA14E_TC3_WO0       ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0)
  #define PORT_PA14E_TC3_WO0         (1ul << 14)
  #define PIN_PA19F_TC3_WO1                 19L  /**< \brief TC3 signal: WO1 on PA19 mux F */
  #define MUX_PA19F_TC3_WO1                  5L
  #define PINMUX_PA19F_TC3_WO1       ((PIN_PA19F_TC3_WO1 << 16) | MUX_PA19F_TC3_WO1)
  #define PORT_PA19F_TC3_WO1         (1ul << 19)
  #define PIN_PA15E_TC3_WO1                 15L  /**< \brief TC3 signal: WO1 on PA15 mux E */
  #define MUX_PA15E_TC3_WO1                  4L
  #define PINMUX_PA15E_TC3_WO1       ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1)
  #define PORT_PA15E_TC3_WO1         (1ul << 15)
  /* ========== PORT definition for TC4 peripheral ========== */
  #define PIN_PA22F_TC4_WO0                 22L  /**< \brief TC4 signal: WO0 on PA22 mux F */
  #define MUX_PA22F_TC4_WO0                  5L
  #define PINMUX_PA22F_TC4_WO0       ((PIN_PA22F_TC4_WO0 << 16) | MUX_PA22F_TC4_WO0)
  #define PORT_PA22F_TC4_WO0         (1ul << 22)
  #define PIN_PB08F_TC4_WO0                 40L  /**< \brief TC4 signal: WO0 on PB08 mux F */
  #define MUX_PB08F_TC4_WO0                  5L
  #define PINMUX_PB08F_TC4_WO0       ((PIN_PB08F_TC4_WO0 << 16) | MUX_PB08F_TC4_WO0)
  #define PORT_PB08F_TC4_WO0         (1ul <<  8)
  #define PIN_PB12E_TC4_WO0                 44L  /**< \brief TC4 signal: WO0 on PB12 mux E */
  #define MUX_PB12E_TC4_WO0                  4L
  #define PINMUX_PB12E_TC4_WO0       ((PIN_PB12E_TC4_WO0 << 16) | MUX_PB12E_TC4_WO0)
  #define PORT_PB12E_TC4_WO0         (1ul << 12)
  #define PIN_PA23F_TC4_WO1                 23L  /**< \brief TC4 signal: WO1 on PA23 mux F */
  #define MUX_PA23F_TC4_WO1                  5L
  #define PINMUX_PA23F_TC4_WO1       ((PIN_PA23F_TC4_WO1 << 16) | MUX_PA23F_TC4_WO1)
  #define PORT_PA23F_TC4_WO1         (1ul << 23)
  #define PIN_PB09F_TC4_WO1                 41L  /**< \brief TC4 signal: WO1 on PB09 mux F */
  #define MUX_PB09F_TC4_WO1                  5L
  #define PINMUX_PB09F_TC4_WO1       ((PIN_PB09F_TC4_WO1 << 16) | MUX_PB09F_TC4_WO1)
  #define PORT_PB09F_TC4_WO1         (1ul <<  9)
  #define PIN_PB13E_TC4_WO1                 45L  /**< \brief TC4 signal: WO1 on PB13 mux E */
  #define MUX_PB13E_TC4_WO1                  4L
  #define PINMUX_PB13E_TC4_WO1       ((PIN_PB13E_TC4_WO1 << 16) | MUX_PB13E_TC4_WO1)
  #define PORT_PB13E_TC4_WO1         (1ul << 13)
  /* ========== PORT definition for TC5 peripheral ========== */
  #define PIN_PA24F_TC5_WO0                 24L  /**< \brief TC5 signal: WO0 on PA24 mux F */
  #define MUX_PA24F_TC5_WO0                  5L
  #define PINMUX_PA24F_TC5_WO0       ((PIN_PA24F_TC5_WO0 << 16) | MUX_PA24F_TC5_WO0)
  #define PORT_PA24F_TC5_WO0         (1ul << 24)
  #define PIN_PB10F_TC5_WO0                 42L  /**< \brief TC5 signal: WO0 on PB10 mux F */
  #define MUX_PB10F_TC5_WO0                  5L
  #define PINMUX_PB10F_TC5_WO0       ((PIN_PB10F_TC5_WO0 << 16) | MUX_PB10F_TC5_WO0)
  #define PORT_PB10F_TC5_WO0         (1ul << 10)
  #define PIN_PB14E_TC5_WO0                 46L  /**< \brief TC5 signal: WO0 on PB14 mux E */
  #define MUX_PB14E_TC5_WO0                  4L
  #define PINMUX_PB14E_TC5_WO0       ((PIN_PB14E_TC5_WO0 << 16) | MUX_PB14E_TC5_WO0)
  #define PORT_PB14E_TC5_WO0         (1ul << 14)
  #define PIN_PA25F_TC5_WO1                 25L  /**< \brief TC5 signal: WO1 on PA25 mux F */
  #define MUX_PA25F_TC5_WO1                  5L
  #define PINMUX_PA25F_TC5_WO1       ((PIN_PA25F_TC5_WO1 << 16) | MUX_PA25F_TC5_WO1)
  #define PORT_PA25F_TC5_WO1         (1ul << 25)
  #define PIN_PB11F_TC5_WO1                 43L  /**< \brief TC5 signal: WO1 on PB11 mux F */
  #define MUX_PB11F_TC5_WO1                  5L
  #define PINMUX_PB11F_TC5_WO1       ((PIN_PB11F_TC5_WO1 << 16) | MUX_PB11F_TC5_WO1)
  #define PORT_PB11F_TC5_WO1         (1ul << 11)
  #define PIN_PB15E_TC5_WO1                 47L  /**< \brief TC5 signal: WO1 on PB15 mux E */
  #define MUX_PB15E_TC5_WO1                  4L
  #define PINMUX_PB15E_TC5_WO1       ((PIN_PB15E_TC5_WO1 << 16) | MUX_PB15E_TC5_WO1)
  #define PORT_PB15E_TC5_WO1         (1ul << 15)
  /* ========== PORT definition for TC6 peripheral ========== */
  #define PIN_PB02F_TC6_WO0                 34L  /**< \brief TC6 signal: WO0 on PB02 mux F */
  #define MUX_PB02F_TC6_WO0                  5L
  #define PINMUX_PB02F_TC6_WO0       ((PIN_PB02F_TC6_WO0 << 16) | MUX_PB02F_TC6_WO0)
  #define PORT_PB02F_TC6_WO0         (1ul <<  2)
  #define PIN_PB16E_TC6_WO0                 48L  /**< \brief TC6 signal: WO0 on PB16 mux E */
  #define MUX_PB16E_TC6_WO0                  4L
  #define PINMUX_PB16E_TC6_WO0       ((PIN_PB16E_TC6_WO0 << 16) | MUX_PB16E_TC6_WO0)
  #define PORT_PB16E_TC6_WO0         (1ul << 16)
  #define PIN_PB03F_TC6_WO1                 35L  /**< \brief TC6 signal: WO1 on PB03 mux F */
  #define MUX_PB03F_TC6_WO1                  5L
  #define PINMUX_PB03F_TC6_WO1       ((PIN_PB03F_TC6_WO1 << 16) | MUX_PB03F_TC6_WO1)
  #define PORT_PB03F_TC6_WO1         (1ul <<  3)
  #define PIN_PB17E_TC6_WO1                 49L  /**< \brief TC6 signal: WO1 on PB17 mux E */
  #define MUX_PB17E_TC6_WO1                  4L
  #define PINMUX_PB17E_TC6_WO1       ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)
  #define PORT_PB17E_TC6_WO1         (1ul << 17)
  /* ========== PORT definition for TC7 peripheral ========== */
  #define PIN_PB00F_TC7_WO0                 32L  /**< \brief TC7 signal: WO0 on PB00 mux F */
  #define MUX_PB00F_TC7_WO0                  5L
  #define PINMUX_PB00F_TC7_WO0       ((PIN_PB00F_TC7_WO0 << 16) | MUX_PB00F_TC7_WO0)
  #define PORT_PB00F_TC7_WO0         (1ul <<  0)
  #define PIN_PB22F_TC7_WO0                 54L  /**< \brief TC7 signal: WO0 on PB22 mux F */
  #define MUX_PB22F_TC7_WO0                  5L
  #define PINMUX_PB22F_TC7_WO0       ((PIN_PB22F_TC7_WO0 << 16) | MUX_PB22F_TC7_WO0)
  #define PORT_PB22F_TC7_WO0         (1ul << 22)
  #define PIN_PA20E_TC7_WO0                 20L  /**< \brief TC7 signal: WO0 on PA20 mux E */
  #define MUX_PA20E_TC7_WO0                  4L
  #define PINMUX_PA20E_TC7_WO0       ((PIN_PA20E_TC7_WO0 << 16) | MUX_PA20E_TC7_WO0)
  #define PORT_PA20E_TC7_WO0         (1ul << 20)
  #define PIN_PB01F_TC7_WO1                 33L  /**< \brief TC7 signal: WO1 on PB01 mux F */
  #define MUX_PB01F_TC7_WO1                  5L
  #define PINMUX_PB01F_TC7_WO1       ((PIN_PB01F_TC7_WO1 << 16) | MUX_PB01F_TC7_WO1)
  #define PORT_PB01F_TC7_WO1         (1ul <<  1)
  #define PIN_PB23F_TC7_WO1                 55L  /**< \brief TC7 signal: WO1 on PB23 mux F */
  #define MUX_PB23F_TC7_WO1                  5L
  #define PINMUX_PB23F_TC7_WO1       ((PIN_PB23F_TC7_WO1 << 16) | MUX_PB23F_TC7_WO1)
  #define PORT_PB23F_TC7_WO1         (1ul << 23)
  #define PIN_PA21E_TC7_WO1                 21L  /**< \brief TC7 signal: WO1 on PA21 mux E */
  #define MUX_PA21E_TC7_WO1                  4L
  #define PINMUX_PA21E_TC7_WO1       ((PIN_PA21E_TC7_WO1 << 16) | MUX_PA21E_TC7_WO1)
  #define PORT_PA21E_TC7_WO1         (1ul << 21)
  /* ========== PORT definition for ADC peripheral ========== */
  #define PIN_PA02B_ADC_AIN0                 2L  /**< \brief ADC signal: AIN0 on PA02 mux B */
  #define MUX_PA02B_ADC_AIN0                 1L
  #define PINMUX_PA02B_ADC_AIN0      ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0)
  #define PORT_PA02B_ADC_AIN0        (1ul <<  2)
  #define PIN_PA03B_ADC_AIN1                 3L  /**< \brief ADC signal: AIN1 on PA03 mux B */
  #define MUX_PA03B_ADC_AIN1                 1L
  #define PINMUX_PA03B_ADC_AIN1      ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1)
  #define PORT_PA03B_ADC_AIN1        (1ul <<  3)
  #define PIN_PB08B_ADC_AIN2                40L  /**< \brief ADC signal: AIN2 on PB08 mux B */
  #define MUX_PB08B_ADC_AIN2                 1L
  #define PINMUX_PB08B_ADC_AIN2      ((PIN_PB08B_ADC_AIN2 << 16) | MUX_PB08B_ADC_AIN2)
  #define PORT_PB08B_ADC_AIN2        (1ul <<  8)
  #define PIN_PB09B_ADC_AIN3                41L  /**< \brief ADC signal: AIN3 on PB09 mux B */
  #define MUX_PB09B_ADC_AIN3                 1L
  #define PINMUX_PB09B_ADC_AIN3      ((PIN_PB09B_ADC_AIN3 << 16) | MUX_PB09B_ADC_AIN3)
  #define PORT_PB09B_ADC_AIN3        (1ul <<  9)
  #define PIN_PA04B_ADC_AIN4                 4L  /**< \brief ADC signal: AIN4 on PA04 mux B */
  #define MUX_PA04B_ADC_AIN4                 1L
  #define PINMUX_PA04B_ADC_AIN4      ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4)
  #define PORT_PA04B_ADC_AIN4        (1ul <<  4)
  #define PIN_PA05B_ADC_AIN5                 5L  /**< \brief ADC signal: AIN5 on PA05 mux B */
  #define MUX_PA05B_ADC_AIN5                 1L
  #define PINMUX_PA05B_ADC_AIN5      ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5)
  #define PORT_PA05B_ADC_AIN5        (1ul <<  5)
  #define PIN_PA06B_ADC_AIN6                 6L  /**< \brief ADC signal: AIN6 on PA06 mux B */
  #define MUX_PA06B_ADC_AIN6                 1L
  #define PINMUX_PA06B_ADC_AIN6      ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6)
  #define PORT_PA06B_ADC_AIN6        (1ul <<  6)
  #define PIN_PA07B_ADC_AIN7                 7L  /**< \brief ADC signal: AIN7 on PA07 mux B */
  #define MUX_PA07B_ADC_AIN7                 1L
  #define PINMUX_PA07B_ADC_AIN7      ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7)
  #define PORT_PA07B_ADC_AIN7        (1ul <<  7)
  #define PIN_PB00B_ADC_AIN8                32L  /**< \brief ADC signal: AIN8 on PB00 mux B */
  #define MUX_PB00B_ADC_AIN8                 1L
  #define PINMUX_PB00B_ADC_AIN8      ((PIN_PB00B_ADC_AIN8 << 16) | MUX_PB00B_ADC_AIN8)
  #define PORT_PB00B_ADC_AIN8        (1ul <<  0)
  #define PIN_PB01B_ADC_AIN9                33L  /**< \brief ADC signal: AIN9 on PB01 mux B */
  #define MUX_PB01B_ADC_AIN9                 1L
  #define PINMUX_PB01B_ADC_AIN9      ((PIN_PB01B_ADC_AIN9 << 16) | MUX_PB01B_ADC_AIN9)
  #define PORT_PB01B_ADC_AIN9        (1ul <<  1)
  #define PIN_PB02B_ADC_AIN10               34L  /**< \brief ADC signal: AIN10 on PB02 mux B */
  #define MUX_PB02B_ADC_AIN10                1L
  #define PINMUX_PB02B_ADC_AIN10     ((PIN_PB02B_ADC_AIN10 << 16) | MUX_PB02B_ADC_AIN10)
  #define PORT_PB02B_ADC_AIN10       (1ul <<  2)
  #define PIN_PB03B_ADC_AIN11               35L  /**< \brief ADC signal: AIN11 on PB03 mux B */
  #define MUX_PB03B_ADC_AIN11                1L
  #define PINMUX_PB03B_ADC_AIN11     ((PIN_PB03B_ADC_AIN11 << 16) | MUX_PB03B_ADC_AIN11)
  #define PORT_PB03B_ADC_AIN11       (1ul <<  3)
  #define PIN_PB04B_ADC_AIN12               36L  /**< \brief ADC signal: AIN12 on PB04 mux B */
  #define MUX_PB04B_ADC_AIN12                1L
  #define PINMUX_PB04B_ADC_AIN12     ((PIN_PB04B_ADC_AIN12 << 16) | MUX_PB04B_ADC_AIN12)
  #define PORT_PB04B_ADC_AIN12       (1ul <<  4)
  #define PIN_PB05B_ADC_AIN13               37L  /**< \brief ADC signal: AIN13 on PB05 mux B */
  #define MUX_PB05B_ADC_AIN13                1L
  #define PINMUX_PB05B_ADC_AIN13     ((PIN_PB05B_ADC_AIN13 << 16) | MUX_PB05B_ADC_AIN13)
  #define PORT_PB05B_ADC_AIN13       (1ul <<  5)
  #define PIN_PB06B_ADC_AIN14               38L  /**< \brief ADC signal: AIN14 on PB06 mux B */
  #define MUX_PB06B_ADC_AIN14                1L
  #define PINMUX_PB06B_ADC_AIN14     ((PIN_PB06B_ADC_AIN14 << 16) | MUX_PB06B_ADC_AIN14)
  #define PORT_PB06B_ADC_AIN14       (1ul <<  6)
  #define PIN_PB07B_ADC_AIN15               39L  /**< \brief ADC signal: AIN15 on PB07 mux B */
  #define MUX_PB07B_ADC_AIN15                1L
  #define PINMUX_PB07B_ADC_AIN15     ((PIN_PB07B_ADC_AIN15 << 16) | MUX_PB07B_ADC_AIN15)
  #define PORT_PB07B_ADC_AIN15       (1ul <<  7)
  #define PIN_PA08B_ADC_AIN16                8L  /**< \brief ADC signal: AIN16 on PA08 mux B */
  #define MUX_PA08B_ADC_AIN16                1L
  #define PINMUX_PA08B_ADC_AIN16     ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16)
  #define PORT_PA08B_ADC_AIN16       (1ul <<  8)
  #define PIN_PA09B_ADC_AIN17                9L  /**< \brief ADC signal: AIN17 on PA09 mux B */
  #define MUX_PA09B_ADC_AIN17                1L
  #define PINMUX_PA09B_ADC_AIN17     ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17)
  #define PORT_PA09B_ADC_AIN17       (1ul <<  9)
  #define PIN_PA10B_ADC_AIN18               10L  /**< \brief ADC signal: AIN18 on PA10 mux B */
  #define MUX_PA10B_ADC_AIN18                1L
  #define PINMUX_PA10B_ADC_AIN18     ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18)
  #define PORT_PA10B_ADC_AIN18       (1ul << 10)
  #define PIN_PA11B_ADC_AIN19               11L  /**< \brief ADC signal: AIN19 on PA11 mux B */
  #define MUX_PA11B_ADC_AIN19                1L
  #define PINMUX_PA11B_ADC_AIN19     ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19)
  #define PORT_PA11B_ADC_AIN19       (1ul << 11)
  #define PIN_PA04B_ADC_VREFP                4L  /**< \brief ADC signal: VREFP on PA04 mux B */
  #define MUX_PA04B_ADC_VREFP                1L
  #define PINMUX_PA04B_ADC_VREFP     ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP)
  #define PORT_PA04B_ADC_VREFP       (1ul <<  4)
  /* ========== PORT definition for AC peripheral ========== */
  #define PIN_PA04B_AC_AIN0                  4L  /**< \brief AC signal: AIN0 on PA04 mux B */
  #define MUX_PA04B_AC_AIN0                  1L
  #define PINMUX_PA04B_AC_AIN0       ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0)
  #define PORT_PA04B_AC_AIN0         (1ul <<  4)
  #define PIN_PA05B_AC_AIN1                  5L  /**< \brief AC signal: AIN1 on PA05 mux B */
  #define MUX_PA05B_AC_AIN1                  1L
  #define PINMUX_PA05B_AC_AIN1       ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1)
  #define PORT_PA05B_AC_AIN1         (1ul <<  5)
  #define PIN_PA06B_AC_AIN2                  6L  /**< \brief AC signal: AIN2 on PA06 mux B */
  #define MUX_PA06B_AC_AIN2                  1L
  #define PINMUX_PA06B_AC_AIN2       ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2)
  #define PORT_PA06B_AC_AIN2         (1ul <<  6)
  #define PIN_PA07B_AC_AIN3                  7L  /**< \brief AC signal: AIN3 on PA07 mux B */
  #define MUX_PA07B_AC_AIN3                  1L
  #define PINMUX_PA07B_AC_AIN3       ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3)
  #define PORT_PA07B_AC_AIN3         (1ul <<  7)
  #define PIN_PA12H_AC_CMP0                 12L  /**< \brief AC signal: CMP0 on PA12 mux H */
  #define MUX_PA12H_AC_CMP0                  7L
  #define PINMUX_PA12H_AC_CMP0       ((PIN_PA12H_AC_CMP0 << 16) | MUX_PA12H_AC_CMP0)
  #define PORT_PA12H_AC_CMP0         (1ul << 12)
  #define PIN_PA18H_AC_CMP0                 18L  /**< \brief AC signal: CMP0 on PA18 mux H */
  #define MUX_PA18H_AC_CMP0                  7L
  #define PINMUX_PA18H_AC_CMP0       ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0)
  #define PORT_PA18H_AC_CMP0         (1ul << 18)
  #define PIN_PA13H_AC_CMP1                 13L  /**< \brief AC signal: CMP1 on PA13 mux H */
  #define MUX_PA13H_AC_CMP1                  7L
  #define PINMUX_PA13H_AC_CMP1       ((PIN_PA13H_AC_CMP1 << 16) | MUX_PA13H_AC_CMP1)
  #define PORT_PA13H_AC_CMP1         (1ul << 13)
  #define PIN_PA19H_AC_CMP1                 19L  /**< \brief AC signal: CMP1 on PA19 mux H */
  #define MUX_PA19H_AC_CMP1                  7L
  #define PINMUX_PA19H_AC_CMP1       ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1)
  #define PORT_PA19H_AC_CMP1         (1ul << 19)
  /* ========== PORT definition for DAC peripheral ========== */
  #define PIN_PA02B_DAC_VOUT                 2L  /**< \brief DAC signal: VOUT on PA02 mux B */
  #define MUX_PA02B_DAC_VOUT                 1L
  #define PINMUX_PA02B_DAC_VOUT      ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT)
  #define PORT_PA02B_DAC_VOUT        (1ul <<  2)
  #define PIN_PA03B_DAC_VREFP                3L  /**< \brief DAC signal: VREFP on PA03 mux B */
  #define MUX_PA03B_DAC_VREFP                1L
  #define PINMUX_PA03B_DAC_VREFP     ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP)
  #define PORT_PA03B_DAC_VREFP       (1ul <<  3)
  
  #endif /* _SAMD20J14_PIO_ */
  