text: var annotated_dup =
  [
      [ "brf_state_t", "structbrf__state__t.html", "structbrf__state__t" ],
      [ "DCI0_10MHz_FDD", "structDCI0__10MHz__FDD.html", "structDCI0__10MHz__FDD" ],
      [ "DCI0_10MHz_TDD_1_6", "structDCI0__10MHz__TDD__1__6.html", "structDCI0__10MHz__TDD__1__6" ],
      [ "DCI0_1_5MHz_FDD", "structDCI0__1__5MHz__FDD.html", "structDCI0__1__5MHz__FDD" ],
      [ "DCI0_1_5MHz_TDD_1_6", "structDCI0__1__5MHz__TDD__1__6.html", "structDCI0__1__5MHz__TDD__1__6" ],
      [ "DCI0_20MHz_FDD", "structDCI0__20MHz__FDD.html", "structDCI0__20MHz__FDD" ],
      [ "DCI0_20MHz_TDD_1_6", "structDCI0__20MHz__TDD__1__6.html", "structDCI0__20MHz__TDD__1__6" ],
      [ "DCI0_5MHz_FDD", "structDCI0__5MHz__FDD.html", "structDCI0__5MHz__FDD" ],
      [ "DCI0_5MHz_TDD0", "structDCI0__5MHz__TDD0.html", "structDCI0__5MHz__TDD0" ],
      [ "DCI0_5MHz_TDD_1_6", "structDCI0__5MHz__TDD__1__6.html", "structDCI0__5MHz__TDD__1__6" ],
      [ "DCI0A_10_MHz", "structDCI0A__10__MHz.html", "structDCI0A__10__MHz" ],
      [ "DCI0A_1_5MHz", "structDCI0A__1__5MHz.html", "structDCI0A__1__5MHz" ],
      [ "DCI0A_20_MHz", "structDCI0A__20__MHz.html", "structDCI0A__20__MHz" ],
      [ "DCI0A_5MHz", "structDCI0A__5MHz.html", "structDCI0A__5MHz" ],
      [ "DCI1_10MHz_FDD", "structDCI1__10MHz__FDD.html", "structDCI1__10MHz__FDD" ],
      [ "DCI1_10MHz_TDD", "structDCI1__10MHz__TDD.html", "structDCI1__10MHz__TDD" ],
      [ "DCI1_1_5MHz_FDD", "structDCI1__1__5MHz__FDD.html", "structDCI1__1__5MHz__FDD" ],
      [ "DCI1_1_5MHz_TDD", "structDCI1__1__5MHz__TDD.html", "structDCI1__1__5MHz__TDD" ],
      [ "DCI1_20MHz_FDD", "structDCI1__20MHz__FDD.html", "structDCI1__20MHz__FDD" ],
      [ "DCI1_20MHz_TDD", "structDCI1__20MHz__TDD.html", "structDCI1__20MHz__TDD" ],
      [ "DCI1_5MHz_FDD", "structDCI1__5MHz__FDD.html", "structDCI1__5MHz__FDD" ],
      [ "DCI1_5MHz_TDD", "structDCI1__5MHz__TDD.html", "structDCI1__5MHz__TDD" ],
      [ "DCI1A_10MHz_FDD", "structDCI1A__10MHz__FDD.html", "structDCI1A__10MHz__FDD" ],
      [ "DCI1A_10MHz_TDD_1_6", "structDCI1A__10MHz__TDD__1__6.html", "structDCI1A__10MHz__TDD__1__6" ],
      [ "DCI1A_1_5MHz_FDD", "structDCI1A__1__5MHz__FDD.html", "structDCI1A__1__5MHz__FDD" ],
      [ "DCI1A_1_5MHz_TDD_1_6", "structDCI1A__1__5MHz__TDD__1__6.html", "structDCI1A__1__5MHz__TDD__1__6" ],
      [ "DCI1A_20MHz_FDD", "structDCI1A__20MHz__FDD.html", "structDCI1A__20MHz__FDD" ],
      [ "DCI1A_20MHz_TDD_1_6", "structDCI1A__20MHz__TDD__1__6.html", "structDCI1A__20MHz__TDD__1__6" ],
      [ "DCI1A_5MHz_FDD", "structDCI1A__5MHz__FDD.html", "structDCI1A__5MHz__FDD" ],
      [ "DCI1A_5MHz_TDD_1_6", "structDCI1A__5MHz__TDD__1__6.html", "structDCI1A__5MHz__TDD__1__6" ],
      [ "DCI1A_RA_5MHz_TDD_1_6", "structDCI1A__RA__5MHz__TDD__1__6.html", "structDCI1A__RA__5MHz__TDD__1__6" ],
      [ "DCI1B_5MHz_2A_FDD", "structDCI1B__5MHz__2A__FDD.html", "structDCI1B__5MHz__2A__FDD" ],
      [ "DCI1B_5MHz_2A_TDD", "structDCI1B__5MHz__2A__TDD.html", "structDCI1B__5MHz__2A__TDD" ],
      [ "DCI1B_5MHz_4A_FDD", "structDCI1B__5MHz__4A__FDD.html", "structDCI1B__5MHz__4A__FDD" ],
      [ "DCI1B_5MHz_4A_TDD", "structDCI1B__5MHz__4A__TDD.html", "structDCI1B__5MHz__4A__TDD" ],
      [ "DCI1C_10MHz", "structDCI1C__10MHz.html", "structDCI1C__10MHz" ],
      [ "DCI1C_15MHz", "structDCI1C__15MHz.html", "structDCI1C__15MHz" ],
      [ "DCI1C_1_5MHz", "structDCI1C__1__5MHz.html", "structDCI1C__1__5MHz" ],
      [ "DCI1C_20MHz", "structDCI1C__20MHz.html", "structDCI1C__20MHz" ],
      [ "DCI1C_5MHz", "structDCI1C__5MHz.html", "structDCI1C__5MHz" ],
      [ "DCI1D_5MHz_2A_FDD", "structDCI1D__5MHz__2A__FDD.html", "structDCI1D__5MHz__2A__FDD" ],
      [ "DCI1D_5MHz_2A_TDD", "structDCI1D__5MHz__2A__TDD.html", "structDCI1D__5MHz__2A__TDD" ],
      [ "DCI1D_5MHz_4A_FDD", "structDCI1D__5MHz__4A__FDD.html", "structDCI1D__5MHz__4A__FDD" ],
      [ "DCI1D_5MHz_4A_TDD", "structDCI1D__5MHz__4A__TDD.html", "structDCI1D__5MHz__4A__TDD" ],
      [ "DCI1E_5MHz_2A_M10PRB_TDD", "structDCI1E__5MHz__2A__M10PRB__TDD.html", "structDCI1E__5MHz__2A__M10PRB__TDD" ],
      [ "DCI2_10MHz_2A_FDD", "structDCI2__10MHz__2A__FDD.html", "structDCI2__10MHz__2A__FDD" ],
      [ "DCI2_10MHz_2A_TDD", "structDCI2__10MHz__2A__TDD.html", "structDCI2__10MHz__2A__TDD" ],
      [ "DCI2_10MHz_4A_FDD", "structDCI2__10MHz__4A__FDD.html", "structDCI2__10MHz__4A__FDD" ],
      [ "DCI2_10MHz_4A_TDD", "structDCI2__10MHz__4A__TDD.html", "structDCI2__10MHz__4A__TDD" ],
      [ "DCI2_1_5MHz_2A_FDD", "structDCI2__1__5MHz__2A__FDD.html", "structDCI2__1__5MHz__2A__FDD" ],
      [ "DCI2_1_5MHz_2A_TDD", "structDCI2__1__5MHz__2A__TDD.html", "structDCI2__1__5MHz__2A__TDD" ],
      [ "DCI2_1_5MHz_4A_FDD", "structDCI2__1__5MHz__4A__FDD.html", "structDCI2__1__5MHz__4A__FDD" ],
      [ "DCI2_1_5MHz_4A_TDD", "structDCI2__1__5MHz__4A__TDD.html", "structDCI2__1__5MHz__4A__TDD" ],
      [ "DCI2_20MHz_2A_FDD", "structDCI2__20MHz__2A__FDD.html", "structDCI2__20MHz__2A__FDD" ],
      [ "DCI2_20MHz_2A_TDD", "structDCI2__20MHz__2A__TDD.html", "structDCI2__20MHz__2A__TDD" ],
      [ "DCI2_20MHz_4A_FDD", "structDCI2__20MHz__4A__FDD.html", "structDCI2__20MHz__4A__FDD" ],
      [ "DCI2_20MHz_4A_TDD", "structDCI2__20MHz__4A__TDD.html", "structDCI2__20MHz__4A__TDD" ],
      [ "DCI2_5MHz_2A_FDD", "structDCI2__5MHz__2A__FDD.html", "structDCI2__5MHz__2A__FDD" ],
      [ "DCI2_5MHz_2A_TDD", "structDCI2__5MHz__2A__TDD.html", "structDCI2__5MHz__2A__TDD" ],
      [ "DCI2_5MHz_4A_FDD", "structDCI2__5MHz__4A__FDD.html", "structDCI2__5MHz__4A__FDD" ],
      [ "DCI2_5MHz_4A_TDD", "structDCI2__5MHz__4A__TDD.html", "structDCI2__5MHz__4A__TDD" ],
      [ "DCI2A_10MHz_2A_FDD", "structDCI2A__10MHz__2A__FDD.html", "structDCI2A__10MHz__2A__FDD" ],
      [ "DCI2A_10MHz_2A_TDD", "structDCI2A__10MHz__2A__TDD.html", "structDCI2A__10MHz__2A__TDD" ],
      [ "DCI2A_10MHz_4A_FDD", "structDCI2A__10MHz__4A__FDD.html", "structDCI2A__10MHz__4A__FDD" ],
      [ "DCI2A_10MHz_4A_TDD", "structDCI2A__10MHz__4A__TDD.html", "structDCI2A__10MHz__4A__TDD" ],
      [ "DCI2A_1_5MHz_2A_FDD", "structDCI2A__1__5MHz__2A__FDD.html", "structDCI2A__1__5MHz__2A__FDD" ],
      [ "DCI2A_1_5MHz_2A_TDD", "structDCI2A__1__5MHz__2A__TDD.html", "structDCI2A__1__5MHz__2A__TDD" ],
      [ "DCI2A_1_5MHz_4A_FDD", "structDCI2A__1__5MHz__4A__FDD.html", "structDCI2A__1__5MHz__4A__FDD" ],
      [ "DCI2A_1_5MHz_4A_TDD", "structDCI2A__1__5MHz__4A__TDD.html", "structDCI2A__1__5MHz__4A__TDD" ],
      [ "DCI2A_20MHz_2A_FDD", "structDCI2A__20MHz__2A__FDD.html", "structDCI2A__20MHz__2A__FDD" ],
      [ "DCI2A_20MHz_2A_TDD", "structDCI2A__20MHz__2A__TDD.html", "structDCI2A__20MHz__2A__TDD" ],
      [ "DCI2A_20MHz_4A_FDD", "structDCI2A__20MHz__4A__FDD.html", "structDCI2A__20MHz__4A__FDD" ],
      [ "DCI2A_20MHz_4A_TDD", "structDCI2A__20MHz__4A__TDD.html", "structDCI2A__20MHz__4A__TDD" ],
      [ "DCI2A_5MHz_2A_FDD", "structDCI2A__5MHz__2A__FDD.html", "structDCI2A__5MHz__2A__FDD" ],
      [ "DCI2A_5MHz_2A_TDD", "structDCI2A__5MHz__2A__TDD.html", "structDCI2A__5MHz__2A__TDD" ],
      [ "DCI2A_5MHz_4A_FDD", "structDCI2A__5MHz__4A__FDD.html", "structDCI2A__5MHz__4A__FDD" ],
      [ "DCI2A_5MHz_4A_TDD", "structDCI2A__5MHz__4A__TDD.html", "structDCI2A__5MHz__4A__TDD" ],
      [ "DCI2B_10MHz_FDD", "structDCI2B__10MHz__FDD.html", "structDCI2B__10MHz__FDD" ],
      [ "DCI2B_10MHz_TDD", "structDCI2B__10MHz__TDD.html", "structDCI2B__10MHz__TDD" ],
      [ "DCI2B_1_5MHz_FDD", "structDCI2B__1__5MHz__FDD.html", "structDCI2B__1__5MHz__FDD" ],
      [ "DCI2B_1_5MHz_TDD", "structDCI2B__1__5MHz__TDD.html", "structDCI2B__1__5MHz__TDD" ],
      [ "DCI2B_20MHz_FDD", "structDCI2B__20MHz__FDD.html", "structDCI2B__20MHz__FDD" ],
      [ "DCI2B_20MHz_TDD", "structDCI2B__20MHz__TDD.html", "structDCI2B__20MHz__TDD" ],
      [ "DCI2B_5MHz_FDD", "structDCI2B__5MHz__FDD.html", "structDCI2B__5MHz__FDD" ],
      [ "DCI2B_5MHz_TDD", "structDCI2B__5MHz__TDD.html", "structDCI2B__5MHz__TDD" ],
      [ "DCI2C_10MHz_FDD", "structDCI2C__10MHz__FDD.html", "structDCI2C__10MHz__FDD" ],
      [ "DCI2C_10MHz_TDD", "structDCI2C__10MHz__TDD.html", "structDCI2C__10MHz__TDD" ],
      [ "DCI2C_1_5MHz_FDD", "structDCI2C__1__5MHz__FDD.html", "structDCI2C__1__5MHz__FDD" ],
      [ "DCI2C_1_5MHz_TDD", "structDCI2C__1__5MHz__TDD.html", "structDCI2C__1__5MHz__TDD" ],
      [ "DCI2C_20MHz_FDD", "structDCI2C__20MHz__FDD.html", "structDCI2C__20MHz__FDD" ],
      [ "DCI2C_20MHz_TDD", "structDCI2C__20MHz__TDD.html", "structDCI2C__20MHz__TDD" ],
      [ "DCI2C_5MHz_FDD", "structDCI2C__5MHz__FDD.html", "structDCI2C__5MHz__FDD" ],
      [ "DCI2C_5MHz_TDD", "structDCI2C__5MHz__TDD.html", "structDCI2C__5MHz__TDD" ],
      [ "DCI2D_10MHz_FDD", "structDCI2D__10MHz__FDD.html", "structDCI2D__10MHz__FDD" ],
      [ "DCI2D_10MHz_TDD", "structDCI2D__10MHz__TDD.html", "structDCI2D__10MHz__TDD" ],
      [ "DCI2D_1_5MHz_FDD", "structDCI2D__1__5MHz__FDD.html", "structDCI2D__1__5MHz__FDD" ],
      [ "DCI2D_1_5MHz_TDD", "structDCI2D__1__5MHz__TDD.html", "structDCI2D__1__5MHz__TDD" ],
      [ "DCI2D_20MHz_FDD", "structDCI2D__20MHz__FDD.html", "structDCI2D__20MHz__FDD" ],
      [ "DCI2D_20MHz_TDD", "structDCI2D__20MHz__TDD.html", "structDCI2D__20MHz__TDD" ],
      [ "DCI2D_5MHz_FDD", "structDCI2D__5MHz__FDD.html", "structDCI2D__5MHz__FDD" ],
      [ "DCI2D_5MHz_TDD", "structDCI2D__5MHz__TDD.html", "structDCI2D__5MHz__TDD" ],
      [ "DCI3_5MHz_FDD_t", "structDCI3__5MHz__FDD__t.html", "structDCI3__5MHz__FDD__t" ],
      [ "DCI3_5MHz_TDD_0_t", "structDCI3__5MHz__TDD__0__t.html", "structDCI3__5MHz__TDD__0__t" ],
      [ "DCI3_5MHz_TDD_1_6_t", "structDCI3__5MHz__TDD__1__6__t.html", "structDCI3__5MHz__TDD__1__6__t" ],
      [ "DCI_INFO_EXTRACTED", "structDCI__INFO__EXTRACTED.html", "structDCI__INFO__EXTRACTED" ],
      [ "eth_params_t", "structeth__params__t.html", "structeth__params__t" ],
      [ "if_buffer_t", "structif__buffer__t.html", "structif__buffer__t" ],
      [ "mac_rlc_max_rx_header_size_t", "structmac__rlc__max__rx__header__size__t.html", "structmac__rlc__max__rx__header__size__t" ],
      [ "mac_rlc_status_resp_t", "structmac__rlc__status__resp__t.html", "structmac__rlc__status__resp__t" ],
      [ "mme_ip_address_s", "structmme__ip__address__s.html", "structmme__ip__address__s" ],
      [ "nack_sn", "structnack__sn.html", "structnack__sn" ],
      [ "nack_sn_t", "structnack__sn__t.html", null ],
      [ "openair0_config_t", "structopenair0__config__t.html", "structopenair0__config__t" ],
      [ "openair0_device_t", "structopenair0__device__t.html", "structopenair0__device__t" ],
      [ "openair0_rf_map", "structopenair0__rf__map.html", "structopenair0__rf__map" ],
      [ "pc5s_header_t", "structpc5s__header__t.html", "structpc5s__header__t" ],
      [ "PC5SignallingMessage", "structPC5SignallingMessage.html", "structPC5SignallingMessage" ],
      [ "pdcp_control_pdu_for_interspersed_rohc_feedback_packet_header", "structpdcp__control__pdu__for__interspersed__rohc__feedback__packet__header.html", "structpdcp__control__pdu__for__interspersed__rohc__feedback__packet__header" ],
      [ "pdcp_control_pdu_for_pdcp_status_report", "structpdcp__control__pdu__for__pdcp__status__report.html", "structpdcp__control__pdu__for__pdcp__status__report" ],
      [ "pdcp_control_plane_data_pdu_header", "structpdcp__control__plane__data__pdu__header.html", "structpdcp__control__plane__data__pdu__header" ],
      [ "pdcp_data_ind_header_s", "structpdcp__data__ind__header__s.html", "structpdcp__data__ind__header__s" ],
      [ "pdcp_data_req_header_s", "structpdcp__data__req__header__s.html", "structpdcp__data__req__header__s" ],
      [ "pdcp_enb_s", "structpdcp__enb__s.html", "structpdcp__enb__s" ],
      [ "pdcp_mbms_s", "structpdcp__mbms__s.html", "structpdcp__mbms__s" ],
      [ "pdcp_netlink_element_s", "structpdcp__netlink__element__s.html", "structpdcp__netlink__element__s" ],
      [ "pdcp_s", "structpdcp__s.html", "structpdcp__s" ],
      [ "pdcp_stats_s", "structpdcp__stats__s.html", "structpdcp__stats__s" ],
      [ "pdcp_user_plane_data_pdu_header_with_long_sn", "structpdcp__user__plane__data__pdu__header__with__long__sn.html", "structpdcp__user__plane__data__pdu__header__with__long__sn" ],
      [ "pdcp_user_plane_data_pdu_header_with_short_sn", "structpdcp__user__plane__data__pdu__header__with__short__sn.html", "structpdcp__user__plane__data__pdu__header__with__short__sn" ],
      [ "pdu_management_flags", "structpdu__management__flags.html", "structpdu__management__flags" ],
      [ "pdu_management_flags_t", "structpdu__management__flags__t.html", null ],
      [ "rlc_am_control_pdu_info", "structrlc__am__control__pdu__info.html", "structrlc__am__control__pdu__info" ],
      [ "rlc_am_control_pdu_info_t", "structrlc__am__control__pdu__info__t.html", null ],
      [ "rlc_am_e_li", "structrlc__am__e__li.html", "structrlc__am__e__li" ],
      [ "rlc_am_e_li_t", "structrlc__am__e__li__t.html", null ],
      [ "rlc_am_entity_s", "structrlc__am__entity__s.html", "structrlc__am__entity__s" ],
      [ "rlc_am_entity_t", "structrlc__am__entity__t.html", null ],
      [ "rlc_am_pdu_info", "structrlc__am__pdu__info.html", "structrlc__am__pdu__info" ],
      [ "rlc_am_pdu_info_t", "structrlc__am__pdu__info__t.html", null ],
      [ "rlc_am_pdu_sn_10", "structrlc__am__pdu__sn__10.html", "structrlc__am__pdu__sn__10" ],
      [ "rlc_am_pdu_sn_10_t", "structrlc__am__pdu__sn__10__t.html", null ],
      [ "rlc_am_rx_pdu_management", "structrlc__am__rx__pdu__management.html", "structrlc__am__rx__pdu__management" ],
      [ "rlc_am_rx_pdu_management_t", "structrlc__am__rx__pdu__management__t.html", null ],
      [ "rlc_am_timer", "structrlc__am__timer.html", "structrlc__am__timer" ],
      [ "rlc_am_timer_t", "structrlc__am__timer__t.html", null ],
      [ "rlc_am_tx_data_pdu_management", "structrlc__am__tx__data__pdu__management.html", "structrlc__am__tx__data__pdu__management" ],
      [ "rlc_am_tx_data_pdu_management_t", "structrlc__am__tx__data__pdu__management__t.html", null ],
      [ "rlc_am_tx_sdu_management", "structrlc__am__tx__sdu__management.html", "structrlc__am__tx__sdu__management" ],
      [ "rlc_am_tx_sdu_management_t", "structrlc__am__tx__sdu__management__t.html", null ],
      [ "rlc_info_t", "structrlc__info__t.html", "structrlc__info__t" ],
      [ "rlc_mbms_id_s", "structrlc__mbms__id__s.html", "structrlc__mbms__id__s" ],
      [ "rlc_mbms_s", "structrlc__mbms__s.html", "structrlc__mbms__s" ],
      [ "rlc_t", "structrlc__t.html", null ],
      [ "rlc_um_entity_s", "structrlc__um__entity__s.html", "structrlc__um__entity__s" ],
      [ "rlc_um_timer_s", "structrlc__um__timer__s.html", "structrlc__um__timer__s" ],
      [ "rlc_union_s", "structrlc__union__s.html", "structrlc__union__s" ],
      [ "RU_COMMON", "structRU__COMMON.html", "structRU__COMMON" ],
      [ "ru_config_s", "structru__config__s.html", "structru__config__s" ],
      [ "rx_gain_calib_table_t", "structrx__gain__calib__table__t.html", "structrx__gain__calib__table__t" ],
      [ "sdu_management_flags", "structsdu__management__flags.html", "structsdu__management__flags" ],
      [ "sdu_management_flags_t", "structsdu__management__flags__t.html", null ],
      [ "sidelink_pc5s_element", "structsidelink__pc5s__element.html", "structsidelink__pc5s__element" ],
      [ "TX_RX_VARS", "structTX__RX__VARS.html", "structTX__RX__VARS" ],
      [ "TX_VARS", "structTX__VARS.html", "structTX__VARS" ],
      [ "usrp_state_t", "structusrp__state__t.html", "structusrp__state__t" ]
  ];