text: /**
    ******************************************************************************
    * @file    stm32f4xx_hal_adc.h
    * @author  MCD Application Team
    * @version V1.1.0
    * @date    19-June-2014
    * @brief   Header file of ADC HAL module.
    ******************************************************************************
    * @attention
    *
    * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
    *
    * Redistribution and use in source and binary forms, with or without modification,
    * are permitted provided that the following conditions are met:
    *   1. Redistributions of source code must retain the above copyright notice,
    *      this list of conditions and the following disclaimer.
    *   2. Redistributions in binary form must reproduce the above copyright notice,
    *      this list of conditions and the following disclaimer in the documentation
    *      and/or other materials provided with the distribution.
    *   3. Neither the name of STMicroelectronics nor the names of its contributors
    *      may be used to endorse or promote products derived from this software
    *      without specific prior written permission.
    *
    * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
    * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
    * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
    * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
    * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
    * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
    * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
    * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
    * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
    * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    *
    ******************************************************************************
    */
  
  /* Define to prevent recursive inclusion -------------------------------------*/
  #ifndef __STM32F4xx_ADC_EX_H
  #define __STM32F4xx_ADC_EX_H
  
  #ifdef __cplusplus
   extern "C" {
  #endif
  
  /* Includes ------------------------------------------------------------------*/
  #include "stm32f4xx_hal_def.h"
  
  /** @addtogroup STM32F4xx_HAL_Driver
    * @{
    */
  
  /** @addtogroup ADCEx
    * @{
    */ 
  
  /* Exported types ------------------------------------------------------------*/
     
  /** 
    * @brief   ADC Configuration injected Channel structure definition
    */ 
  typedef struct 
  {
    uint32_t InjectedChannel;                /*!< Configure the ADC injected channel.
                                                  This parameter can be a value of @ref ADC_channels */ 
    uint32_t InjectedRank;                   /*!< The rank in the injected group sequencer
                                                  This parameter must be a number between Min_Data = 1 and Max_Data = 4. */ 
    uint32_t InjectedSamplingTime;           /*!< The sample time value to be set for the selected channel.
                                                  This parameter can be a value of @ref ADC_sampling_times */
    uint32_t InjectedOffset;                 /*!< Defines the offset to be subtracted from the raw converted data when convert injected channels.
                                                  This parameter must be a number between Min_Data = 0x000 and Max_Data = 0xFFF. */
    uint32_t InjectedNbrOfConversion;        /*!< Specifies the number of ADC conversions that will be done using the sequencer for
                                                  injected channel group.
                                                  This parameter must be a number between Min_Data = 1 and Max_Data = 4. */
    uint32_t AutoInjectedConv;               /*!< Enables or disables the selected ADC automatic injected group 
                                                  conversion after regular one */
    uint32_t InjectedDiscontinuousConvMode;  /*!< Specifies whether the conversion is performed in Discontinuous mode or not for injected channels.
                                                  This parameter can be set to ENABLE or DISABLE. */
    uint32_t ExternalTrigInjecConvEdge;      /*!< Select the external trigger edge and enable the trigger of an injected channels. 
                                                  This parameter can be a value of @ref ADCEx_External_trigger_edge_Injected */
    uint32_t ExternalTrigInjecConv;          /*!< Select the external event used to trigger the start of conversion of a injected channels.
                                                  This parameter can be a value of @ref ADCEx_External_trigger_Source_Injected */
  }ADC_InjectionConfTypeDef;
  
  /** 
    * @brief   ADC Configuration multi-mode structure definition  
    */ 
  typedef struct
  {
    uint32_t Mode;              /*!< Configures the ADC to operate in independent or multi mode. 
                                     This parameter can be a value of @ref ADCEx_Common_mode */
    uint32_t DMAAccessMode;     /*!< Configures the Direct memory access mode for multi ADC mode.
                                     This parameter can be a value of @ref ADCEx_Direct_memory_access_mode_for_multi_mode */
    uint32_t TwoSamplingDelay;  /*!< Configures the Delay between 2 sampling phases.
                                     This parameter can be a value of @ref ADC_delay_between_2_sampling_phases */
  }ADC_MultiModeTypeDef;
  
  /* Exported constants --------------------------------------------------------*/
  
  /** @defgroup ADCEx_Exported_Constants
    * @{
    */
  
  
  /** @defgroup ADCEx_Common_mode 
    * @{
    */ 
  #define ADC_MODE_INDEPENDENT                  ((uint32_t)0x00000000)      
  #define ADC_DUALMODE_REGSIMULT_INJECSIMULT    ((uint32_t)ADC_CCR_MULTI_0)
  #define ADC_DUALMODE_REGSIMULT_ALTERTRIG      ((uint32_t)ADC_CCR_MULTI_1)
  #define ADC_DUALMODE_INJECSIMULT              ((uint32_t)(ADC_CCR_MULTI_2 | ADC_CCR_MULTI_0))
  #define ADC_DUALMODE_REGSIMULT                ((uint32_t)(ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1))
  #define ADC_DUALMODE_INTERL                   ((uint32_t)(ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0))
  #define ADC_DUALMODE_ALTERTRIG                ((uint32_t)(ADC_CCR_MULTI_3 | ADC_CCR_MULTI_0))
  #define ADC_TRIPLEMODE_REGSIMULT_INJECSIMULT  ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_0))
  #define ADC_TRIPLEMODE_REGSIMULT_AlterTrig    ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_1))
  #define ADC_TRIPLEMODE_INJECSIMULT            ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_0))
  #define ADC_TRIPLEMODE_REGSIMULT              ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1))
  #define ADC_TRIPLEMODE_INTERL                 ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0))
  #define ADC_TRIPLEMODE_ALTERTRIG              ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_3 | ADC_CCR_MULTI_0))
  
  #define IS_ADC_MODE(MODE) (((MODE) == ADC_MODE_INDEPENDENT)                 || \
                             ((MODE) == ADC_DUALMODE_REGSIMULT_INJECSIMULT)   || \
                             ((MODE) == ADC_DUALMODE_REGSIMULT_ALTERTRIG)     || \
                             ((MODE) == ADC_DUALMODE_INJECSIMULT)             || \
                             ((MODE) == ADC_DUALMODE_REGSIMULT)               || \
                             ((MODE) == ADC_DUALMODE_INTERL)                  || \
                             ((MODE) == ADC_DUALMODE_ALTERTRIG)               || \
                             ((MODE) == ADC_TRIPLEMODE_REGSIMULT_INJECSIMULT) || \
                             ((MODE) == ADC_TRIPLEMODE_REGSIMULT_AlterTrig)   || \
                             ((MODE) == ADC_TRIPLEMODE_INJECSIMULT)           || \
                             ((MODE) == ADC_TRIPLEMODE_REGSIMULT)             || \
                             ((MODE) == ADC_TRIPLEMODE_INTERL)                || \
                             ((MODE) == ADC_TRIPLEMODE_ALTERTRIG))
  /**
    * @}
    */ 
  
  /** @defgroup ADCEx_Direct_memory_access_mode_for_multi_mode 
    * @{
    */ 
  #define ADC_DMAACCESSMODE_DISABLED  ((uint32_t)0x00000000)     /*!< DMA mode disabled */
  #define ADC_DMAACCESSMODE_1         ((uint32_t)ADC_CCR_DMA_0)  /*!< DMA mode 1 enabled (2 / 3 half-words one by one - 1 then 2 then 3)*/
  #define ADC_DMAACCESSMODE_2         ((uint32_t)ADC_CCR_DMA_1)  /*!< DMA mode 2 enabled (2 / 3 half-words by pairs - 2&1 then 1&3 then 3&2)*/
  #define ADC_DMAACCESSMODE_3         ((uint32_t)ADC_CCR_DMA)    /*!< DMA mode 3 enabled (2 / 3 bytes by pairs - 2&1 then 1&3 then 3&2) */
  
  #define IS_ADC_DMA_ACCESS_MODE(MODE) (((MODE) == ADC_DMAACCESSMODE_DISABLED) || \
                                        ((MODE) == ADC_DMAACCESSMODE_1)        || \
                                        ((MODE) == ADC_DMAACCESSMODE_2)        || \
                                        ((MODE) == ADC_DMAACCESSMODE_3))
  /**
    * @}
    */ 
  
  /** @defgroup ADCEx_External_trigger_edge_Injected 
    * @{
    */ 
  #define ADC_EXTERNALTRIGINJECCONVEDGE_NONE           ((uint32_t)0x00000000)
  #define ADC_EXTERNALTRIGINJECCONVEDGE_RISING         ((uint32_t)ADC_CR2_JEXTEN_0)
  #define ADC_EXTERNALTRIGINJECCONVEDGE_FALLING        ((uint32_t)ADC_CR2_JEXTEN_1)
  #define ADC_EXTERNALTRIGINJECCONVEDGE_RISINGFALLING  ((uint32_t)ADC_CR2_JEXTEN)
  
  #define IS_ADC_EXT_INJEC_TRIG_EDGE(EDGE) (((EDGE) == ADC_EXTERNALTRIGINJECCONVEDGE_NONE)    || \
                                            ((EDGE) == ADC_EXTERNALTRIGINJECCONVEDGE_RISING)  || \
                                            ((EDGE) == ADC_EXTERNALTRIGINJECCONVEDGE_FALLING) || \
                                            ((EDGE) == ADC_EXTERNALTRIGINJECCONVEDGE_RISINGFALLING))
  /**
    * @}
    */ 
  
  /** @defgroup ADCEx_External_trigger_Source_Injected 
    * @{
    */ 
  #define ADC_EXTERNALTRIGINJECCONV_T1_CC4           ((uint32_t)0x00000000)
  #define ADC_EXTERNALTRIGINJECCONV_T1_TRGO          ((uint32_t)ADC_CR2_JEXTSEL_0)
  #define ADC_EXTERNALTRIGINJECCONV_T2_CC1           ((uint32_t)ADC_CR2_JEXTSEL_1)
  #define ADC_EXTERNALTRIGINJECCONV_T2_TRGO          ((uint32_t)(ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0))
  #define ADC_EXTERNALTRIGINJECCONV_T3_CC2           ((uint32_t)ADC_CR2_JEXTSEL_2)
  #define ADC_EXTERNALTRIGINJECCONV_T3_CC4           ((uint32_t)(ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0))
  #define ADC_EXTERNALTRIGINJECCONV_T4_CC1           ((uint32_t)(ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1))
  #define ADC_EXTERNALTRIGINJECCONV_T4_CC2           ((uint32_t)(ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0))
  #define ADC_EXTERNALTRIGINJECCONV_T4_CC3           ((uint32_t)ADC_CR2_JEXTSEL_3)
  #define ADC_EXTERNALTRIGINJECCONV_T4_TRGO          ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_0))
  #define ADC_EXTERNALTRIGINJECCONV_T5_CC4           ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_1))
  #define ADC_EXTERNALTRIGINJECCONV_T5_TRGO          ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0))
  #define ADC_EXTERNALTRIGINJECCONV_T8_CC2           ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2))
  #define ADC_EXTERNALTRIGINJECCONV_T8_CC3           ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0))
  #define ADC_EXTERNALTRIGINJECCONV_T8_CC4           ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1))
  #define ADC_EXTERNALTRIGINJECCONV_EXT_IT15         ((uint32_t)ADC_CR2_JEXTSEL)
  
  #define IS_ADC_EXT_INJEC_TRIG(INJTRIG) (((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T1_CC4)  || \
                                          ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T1_TRGO) || \
                                          ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T2_CC1)  || \
                                          ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T2_TRGO) || \
                                          ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T3_CC2)  || \
                                          ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T3_CC4)  || \
                                          ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T4_CC1)  || \
                                          ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T4_CC2)  || \
                                          ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T4_CC3)  || \
                                          ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T4_TRGO) || \
                                          ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T5_CC4)  || \
                                          ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T5_TRGO) || \
                                          ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T8_CC2)  || \
                                          ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T8_CC3)  || \
                                          ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T8_CC4)  || \
                                          ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_EXT_IT15))
  /**
    * @}
    */ 
  
  /** @defgroup ADCEx_injected_channel_selection 
    * @{
    */ 
  #define ADC_INJECTED_RANK_1    ((uint32_t)0x00000001)
  #define ADC_INJECTED_RANK_2    ((uint32_t)0x00000002)
  #define ADC_INJECTED_RANK_3    ((uint32_t)0x00000003)
  #define ADC_INJECTED_RANK_4    ((uint32_t)0x00000004)
  
  /**
    * @}
    */
      
  /** @defgroup ADCEx_injected_length 
    * @{
    */ 
  #define IS_ADC_INJECTED_LENGTH(LENGTH) (((LENGTH) >= ((uint32_t)1)) && ((LENGTH) <= ((uint32_t)4)))
  /**
    * @}
    */ 
  
  /** @defgroup ADCEx_injected_rank 
    * @{
    */ 
  #define IS_ADC_INJECTED_RANK(RANK) (((RANK) >= ((uint32_t)1)) && ((RANK) <= ((uint32_t)4)))
  /**
    * @}
    */ 
   
  /**
    * @}
    */ 
  
  /* Exported macro ------------------------------------------------------------*/
  
  /**
    * @brief  Set the selected injected Channel rank.
    * @param  _CHANNELNB_: Channel number.
    * @param  _RANKNB_: Rank number. 
    * @param  _JSQR_JL_: Sequence length.     
    * @retval None
    */
  #define   __HAL_ADC_JSQR(_CHANNELNB_, _RANKNB_,_JSQR_JL_) \
  ((_CHANNELNB_) << (5 * (uint8_t)(((_RANKNB_) + 3) - (_JSQR_JL_))))
  
  /* Exported functions --------------------------------------------------------*/
  
  /* I/O operation functions ******************************************************/
  HAL_StatusTypeDef HAL_ADCEx_InjectedStop(ADC_HandleTypeDef* hadc);
  HAL_StatusTypeDef HAL_ADCEx_InjectedPollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout);
  HAL_StatusTypeDef HAL_ADCEx_InjectedStop_IT(ADC_HandleTypeDef* hadc);
  HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef* hadc);
  HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef* hadc);
  uint32_t          HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank);
  HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length);
  HAL_StatusTypeDef HAL_ADCEx_MultiModeStop_DMA(ADC_HandleTypeDef* hadc);
  uint32_t          HAL_ADCEx_MultiModeGetValue(ADC_HandleTypeDef* hadc);
  void       HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc);
  
  /* Peripheral Control functions *************************************************/
  HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc,ADC_InjectionConfTypeDef* sConfigInjected);
  HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode);
  
  /**
    * @}
    */ 
  
  /**
    * @}
    */
  
  #ifdef __cplusplus
  }
  #endif
  
  #endif /*__STM32F4xx_ADC_EX_H */
  
  
  /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
  