text: /*
   *  yosys -- Yosys Open SYnthesis Suite
   *
   *  Copyright (C) 2012  Clifford Wolf <clifford@clifford.at>
   *
   *  Permission to use, copy, modify, and/or distribute this software for any
   *  purpose with or without fee is hereby granted, provided that the above
   *  copyright notice and this permission notice appear in all copies.
   *
   *  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
   *  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
   *  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
   *  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
   *  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
   *  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
   *  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
   *
   */
  
  // [[CITE]] EDIF Version 2 0 0 Grammar
  // http://web.archive.org/web/20050730021644/http://www.edif.org/documentation/BNF_GRAMMAR/index.html
  
  #include "kernel/rtlil.h"
  #include "kernel/register.h"
  #include "kernel/sigtools.h"
  #include "kernel/celltypes.h"
  #include "kernel/log.h"
  #include <string>
  
  USING_YOSYS_NAMESPACE
  PRIVATE_NAMESPACE_BEGIN
  
  #define EDIF_DEF(_id) edif_names(RTLIL::unescape_id(_id), true).c_str()
  #define EDIF_DEFR(_id, _ren, _bl, _br) edif_names(RTLIL::unescape_id(_id), true, _ren, _bl, _br).c_str()
  #define EDIF_REF(_id) edif_names(RTLIL::unescape_id(_id), false).c_str()
  
  struct EdifNames
  {
  	int counter;
  	char delim_left, delim_right;
  	std::set<std::string> generated_names, used_names;
  	std::map<std::string, std::string> name_map;
  
  	EdifNames() : counter(1), delim_left('['), delim_right(']') { }
  
  	std::string operator()(std::string id, bool define, bool port_rename = false, int range_left = 0, int range_right = 0)
  	{
  		if (define) {
  			std::string new_id = operator()(id, false);
  			if (port_rename)
  				return stringf("(rename %s \"%s%c%d:%d%c\")", new_id.c_str(), id.c_str(), delim_left, range_left, range_right, delim_right);
  			return new_id != id ? stringf("(rename %s \"%s\")", new_id.c_str(), id.c_str()) : id;
  		}
  
  		if (name_map.count(id) > 0)
  			return name_map.at(id);
  		if (generated_names.count(id) > 0)
  			goto do_rename;
  		if (id == "GND" || id == "VCC")
  			goto do_rename;
  
  		for (size_t i = 0; i < id.size(); i++) {
  			if ('A' <= id[i] && id[i] <= 'Z')
  				continue;
  			if ('a' <= id[i] && id[i] <= 'z')
  				continue;
  			if ('0' <= id[i] && id[i] <= '9' && i > 0)
  				continue;
  			if (id[i] == '_' && i > 0 && i != id.size()-1)
  				continue;
  			goto do_rename;
  		}
  
  		used_names.insert(id);
  		return id;
  
  	do_rename:;
  		std::string gen_name;
  		while (1) {
  			gen_name = stringf("id%05d", counter++);
  			if (generated_names.count(gen_name) == 0 &&
  					used_names.count(gen_name) == 0)
  				break;
  		}
  		generated_names.insert(gen_name);
  		name_map[id] = gen_name;
  		return gen_name;
  	}
  };
  
  struct EdifBackend : public Backend {
  	EdifBackend() : Backend("edif", "write design to EDIF netlist file") { }
  	void help() YS_OVERRIDE
  	{
  		//   |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
  		log("\n");
  		log("    write_edif [options] [filename]\n");
  		log("\n");
  		log("Write the current design to an EDIF netlist file.\n");
  		log("\n");
  		log("    -top top_module\n");
  		log("        set the specified module as design top module\n");
  		log("\n");
  		log("    -nogndvcc\n");
  		log("        do not create \"GND\" and \"VCC\" cells. (this will produce an error\n");
  		log("        if the design contains constant nets. use \"hilomap\" to map to custom\n");
  		log("        constant drivers first)\n");
  		log("\n");
  		log("    -attrprop\n");
  		log("        create EDIF properties for cell attributes\n");
  		log("\n");
  		log("    -pvector {par|bra|ang}\n");
  		log("        sets the delimiting character for module port rename clauses to\n");
  		log("        parentheses, square brackets, or angle brackets.\n");
  		log("\n");
  		log("Unfortunately there are different \"flavors\" of the EDIF file format. This\n");
  		log("command generates EDIF files for the Xilinx place&route tools. It might be\n");
  		log("necessary to make small modifications to this command when a different tool\n");
  		log("is targeted.\n");
  		log("\n");
  	}
  	void execute(std::ostream *&f, std::string filename, std::vector<std::string> args, RTLIL::Design *design) YS_OVERRIDE
  	{
  		log_header(design, "Executing EDIF backend.\n");
  		std::string top_module_name;
  		bool port_rename = false;
  		bool attr_properties = false;
  		std::map<RTLIL::IdString, std::map<RTLIL::IdString, int>> lib_cell_ports;
  		bool nogndvcc = false;
  		CellTypes ct(design);
  		EdifNames edif_names;
  
  		size_t argidx;
  		for (argidx = 1; argidx < args.size(); argidx++)
  		{
  			if (args[argidx] == "-top" && argidx+1 < args.size()) {
  				top_module_name = args[++argidx];
  				continue;
  			}
  			if (args[argidx] == "-nogndvcc") {
  				nogndvcc = true;
  				continue;
  			}
  			if (args[argidx] == "-attrprop") {
  				attr_properties = true;
  				continue;
  			}
  			if (args[argidx] == "-pvector" && argidx+1 < args.size()) {
  				std::string parray;
  				port_rename = true;
  				parray = args[++argidx];
  				if (parray == "par") {
  					edif_names.delim_left = '(';edif_names.delim_right = ')';
  				} else if (parray == "ang") {
  					edif_names.delim_left = '<';edif_names.delim_right = '>';
  				} else {
  					edif_names.delim_left = '[';edif_names.delim_right = ']';
  				}
  				continue;
  			}
  			break;
  		}
  		extra_args(f, filename, args, argidx);
  
  		if (top_module_name.empty())
  			for (auto & mod_it:design->modules_)
  				if (mod_it.second->get_bool_attribute("\\top"))
  					top_module_name = mod_it.first.str();
  
  		for (auto module_it : design->modules_)
  		{
  			RTLIL::Module *module = module_it.second;
  			if (module->get_bool_attribute("\\blackbox"))
  				continue;
  
  			if (top_module_name.empty())
  				top_module_name = module->name.str();
  
  			if (module->processes.size() != 0)
  				log_error("Found unmapped processes in module %s: unmapped processes are not supported in EDIF backend!\n", RTLIL::id2cstr(module->name));
  			if (module->memories.size() != 0)
  				log_error("Found unmapped memories in module %s: unmapped memories are not supported in EDIF backend!\n", RTLIL::id2cstr(module->name));
  
  			for (auto cell_it : module->cells_)
  			{
  				RTLIL::Cell *cell = cell_it.second;
  				if (!design->modules_.count(cell->type) || design->modules_.at(cell->type)->get_bool_attribute("\\blackbox")) {
  					lib_cell_ports[cell->type];
  					for (auto p : cell->connections())
  						lib_cell_ports[cell->type][p.first] = GetSize(p.second);
  				}
  			}
  		}
  
  		if (top_module_name.empty())
  			log_error("No module found in design!\n");
  
  		*f << stringf("(edif %s\n", EDIF_DEF(top_module_name));
  		*f << stringf("  (edifVersion 2 0 0)\n");
  		*f << stringf("  (edifLevel 0)\n");
  		*f << stringf("  (keywordMap (keywordLevel 0))\n");
  		*f << stringf("  (comment \"Generated by %s\")\n", yosys_version_str);
  
  		*f << stringf("  (external LIB\n");
  		*f << stringf("    (edifLevel 0)\n");
  		*f << stringf("    (technology (numberDefinition))\n");
  
  		if (!nogndvcc)
  		{
  			*f << stringf("    (cell GND\n");
  			*f << stringf("      (cellType GENERIC)\n");
  			*f << stringf("      (view VIEW_NETLIST\n");
  			*f << stringf("        (viewType NETLIST)\n");
  			*f << stringf("        (interface (port G (direction OUTPUT)))\n");
  			*f << stringf("      )\n");
  			*f << stringf("    )\n");
  
  			*f << stringf("    (cell VCC\n");
  			*f << stringf("      (cellType GENERIC)\n");
  			*f << stringf("      (view VIEW_NETLIST\n");
  			*f << stringf("        (viewType NETLIST)\n");
  			*f << stringf("        (interface (port P (direction OUTPUT)))\n");
  			*f << stringf("      )\n");
  			*f << stringf("    )\n");
  		}
  
  		for (auto &cell_it : lib_cell_ports) {
  			*f << stringf("    (cell %s\n", EDIF_DEF(cell_it.first));
  			*f << stringf("      (cellType GENERIC)\n");
  			*f << stringf("      (view VIEW_NETLIST\n");
  			*f << stringf("        (viewType NETLIST)\n");
  			*f << stringf("        (interface\n");
  			for (auto &port_it : cell_it.second) {
  				const char *dir = "INOUT";
  				if (ct.cell_known(cell_it.first)) {
  					if (!ct.cell_output(cell_it.first, port_it.first))
  						dir = "INPUT";
  					else if (!ct.cell_input(cell_it.first, port_it.first))
  						dir = "OUTPUT";
  				}
  				if (port_it.second == 1)
  					*f << stringf("          (port %s (direction %s))\n", EDIF_DEF(port_it.first), dir);
  				else {
  					int b[2] = {port_it.second-1, 0};
  					auto m = design->module(cell_it.first);
  					if (m) {
  						auto w = m->wire(port_it.first);
  						if (w) {
  							b[w->upto ? 0 : 1] = w->start_offset;
  							b[w->upto ? 1 : 0] = w->start_offset+GetSize(w)-1;
  						}
  					}
  					*f << stringf("          (port (array %s %d) (direction %s))\n", EDIF_DEFR(port_it.first, port_rename, b[0], b[1]), port_it.second, dir);
  				}
  			}
  			*f << stringf("        )\n");
  			*f << stringf("      )\n");
  			*f << stringf("    )\n");
  		}
  		*f << stringf("  )\n");
  
  		std::vector<RTLIL::Module*> sorted_modules;
  
  		// extract module dependencies
  		std::map<RTLIL::Module*, std::set<RTLIL::Module*>> module_deps;
  		for (auto &mod_it : design->modules_) {
  			module_deps[mod_it.second] = std::set<RTLIL::Module*>();
  			for (auto &cell_it : mod_it.second->cells_)
  				if (design->modules_.count(cell_it.second->type) > 0)
  					module_deps[mod_it.second].insert(design->modules_.at(cell_it.second->type));
  		}
  
  		// simple good-enough topological sort
  		// (O(n*m) on n elements and depth m)
  		while (module_deps.size() > 0) {
  			size_t sorted_modules_idx = sorted_modules.size();
  			for (auto &it : module_deps) {
  				for (auto &dep : it.second)
  					if (module_deps.count(dep) > 0)
  						goto not_ready_yet;
  				// log("Next in topological sort: %s\n", RTLIL::id2cstr(it.first->name));
  				sorted_modules.push_back(it.first);
  			not_ready_yet:;
  			}
  			if (sorted_modules_idx == sorted_modules.size())
  				log_error("Cyclic dependency between modules found! Cycle includes module %s.\n", RTLIL::id2cstr(module_deps.begin()->first->name));
  			while (sorted_modules_idx < sorted_modules.size())
  				module_deps.erase(sorted_modules.at(sorted_modules_idx++));
  		}
  
  
  		*f << stringf("  (library DESIGN\n");
  		*f << stringf("    (edifLevel 0)\n");
  		*f << stringf("    (technology (numberDefinition))\n");
  		for (auto module : sorted_modules)
  		{
  			if (module->get_bool_attribute("\\blackbox"))
  				continue;
  
  			SigMap sigmap(module);
  			std::map<RTLIL::SigSpec, std::set<std::string>> net_join_db;
  
  			*f << stringf("    (cell %s\n", EDIF_DEF(module->name));
  			*f << stringf("      (cellType GENERIC)\n");
  			*f << stringf("      (view VIEW_NETLIST\n");
  			*f << stringf("        (viewType NETLIST)\n");
  			*f << stringf("        (interface\n");
  			for (auto &wire_it : module->wires_) {
  				RTLIL::Wire *wire = wire_it.second;
  				if (wire->port_id == 0)
  					continue;
  				const char *dir = "INOUT";
  				if (!wire->port_output)
  					dir = "INPUT";
  				else if (!wire->port_input)
  					dir = "OUTPUT";
  				if (wire->width == 1) {
  					*f << stringf("          (port %s (direction %s))\n", EDIF_DEF(wire->name), dir);
  					RTLIL::SigSpec sig = sigmap(RTLIL::SigSpec(wire));
  					net_join_db[sig].insert(stringf("(portRef %s)", EDIF_REF(wire->name)));
  				} else {
  					int b[2];
  					b[wire->upto ? 0 : 1] = wire->start_offset;
  					b[wire->upto ? 1 : 0] = wire->start_offset + GetSize(wire) - 1;
  					*f << stringf("          (port (array %s %d) (direction %s))\n", EDIF_DEFR(wire->name, port_rename, b[0], b[1]), wire->width, dir);
  					for (int i = 0; i < wire->width; i++) {
  						RTLIL::SigSpec sig = sigmap(RTLIL::SigSpec(wire, i));
  						net_join_db[sig].insert(stringf("(portRef (member %s %d))", EDIF_REF(wire->name), GetSize(wire)-i-1));
  					}
  				}
  			}
  			*f << stringf("        )\n");
  			*f << stringf("        (contents\n");
  			if (!nogndvcc) {
  				*f << stringf("          (instance GND (viewRef VIEW_NETLIST (cellRef GND (libraryRef LIB))))\n");
  				*f << stringf("          (instance VCC (viewRef VIEW_NETLIST (cellRef VCC (libraryRef LIB))))\n");
  			}
  			for (auto &cell_it : module->cells_) {
  				RTLIL::Cell *cell = cell_it.second;
  				*f << stringf("          (instance %s\n", EDIF_DEF(cell->name));
  				*f << stringf("            (viewRef VIEW_NETLIST (cellRef %s%s))", EDIF_REF(cell->type),
  						lib_cell_ports.count(cell->type) > 0 ? " (libraryRef LIB)" : "");
  
  				auto add_prop = [&](IdString name, Const val) {
  					if ((val.flags & RTLIL::CONST_FLAG_STRING) != 0)
  						*f << stringf("\n            (property %s (string \"%s\"))", EDIF_DEF(name), val.decode_string().c_str());
  					else if (val.bits.size() <= 32 && RTLIL::SigSpec(val).is_fully_def())
  						*f << stringf("\n            (property %s (integer %u))", EDIF_DEF(name), val.as_int());
  					else {
  						std::string hex_string = "";
  						for (size_t i = 0; i < val.bits.size(); i += 4) {
  							int digit_value = 0;
  							if (i+0 < val.bits.size() && val.bits.at(i+0) == RTLIL::State::S1) digit_value |= 1;
  							if (i+1 < val.bits.size() && val.bits.at(i+1) == RTLIL::State::S1) digit_value |= 2;
  							if (i+2 < val.bits.size() && val.bits.at(i+2) == RTLIL::State::S1) digit_value |= 4;
  							if (i+3 < val.bits.size() && val.bits.at(i+3) == RTLIL::State::S1) digit_value |= 8;
  							char digit_str[2] = { "0123456789abcdef"[digit_value], 0 };
  							hex_string = std::string(digit_str) + hex_string;
  						}
  						*f << stringf("\n            (property %s (string \"%d'h%s\"))", EDIF_DEF(name), GetSize(val.bits), hex_string.c_str());
  					}
  				};
  
  				for (auto &p : cell->parameters)
  					add_prop(p.first, p.second);
  				if (attr_properties)
  					for (auto &p : cell->attributes)
  						add_prop(p.first, p.second);
  
  				*f << stringf(")\n");
  				for (auto &p : cell->connections()) {
  					RTLIL::SigSpec sig = sigmap(p.second);
  					for (int i = 0; i < GetSize(sig); i++)
  						if (sig[i].wire == NULL && sig[i] != RTLIL::State::S0 && sig[i] != RTLIL::State::S1)
  							log_warning("Bit %d of cell port %s.%s.%s driven by %s will be left unconnected in EDIF output.\n",
  									i, log_id(module), log_id(cell), log_id(p.first), log_signal(sig[i]));
  						else if (sig.size() == 1)
  							net_join_db[sig[i]].insert(stringf("(portRef %s (instanceRef %s))", EDIF_REF(p.first), EDIF_REF(cell->name)));
  						else {
  							int member_idx = GetSize(sig)-i-1;
  							auto m = design->module(cell->type);
  							if (m) {
  								auto w = m->wire(p.first);
  								if (w)
  									member_idx = GetSize(w)-i-1;
  							}
  							net_join_db[sig[i]].insert(stringf("(portRef (member %s %d) (instanceRef %s))",
  									EDIF_REF(p.first), member_idx, EDIF_REF(cell->name)));
  						}
  				}
  			}
  			for (auto &it : net_join_db) {
  				RTLIL::SigBit sig = it.first;
  				if (sig.wire == NULL && sig != RTLIL::State::S0 && sig != RTLIL::State::S1) {
  					if (sig == RTLIL::State::Sx) {
  						for (auto &ref : it.second)
  							log_warning("Exporting x-bit on %s as zero bit.\n", ref.c_str());
  						sig = RTLIL::State::S0;
  					} else {
  						for (auto &ref : it.second)
  							log_error("Don't know how to handle %s on %s.\n", log_signal(sig), ref.c_str());
  						log_abort();
  					}
  				}
  				std::string netname;
  				if (sig == RTLIL::State::S0)
  					netname = "GND_NET";
  				else if (sig == RTLIL::State::S1)
  					netname = "VCC_NET";
  				else {
  					netname = log_signal(sig);
  					for (size_t i = 0; i < netname.size(); i++)
  						if (netname[i] == ' ' || netname[i] == '\\')
  							netname.erase(netname.begin() + i--);
  				}
  				*f << stringf("          (net %s (joined\n", EDIF_DEF(netname));
  				for (auto &ref : it.second)
  					*f << stringf("            %s\n", ref.c_str());
  				if (sig.wire == NULL) {
  					if (nogndvcc)
  						log_error("Design contains constant nodes (map with \"hilomap\" first).\n");
  					if (sig == RTLIL::State::S0)
  						*f << stringf("            (portRef G (instanceRef GND))\n");
  					if (sig == RTLIL::State::S1)
  						*f << stringf("            (portRef P (instanceRef VCC))\n");
  				}
  				*f << stringf("          ))\n");
  			}
  			*f << stringf("        )\n");
  			*f << stringf("      )\n");
  			*f << stringf("    )\n");
  		}
  		*f << stringf("  )\n");
  
  		*f << stringf("  (design %s\n", EDIF_DEF(top_module_name));
  		*f << stringf("    (cellRef %s (libraryRef DESIGN))\n", EDIF_REF(top_module_name));
  		*f << stringf("  )\n");
  
  		*f << stringf(")\n");
  	}
  } EdifBackend;
  
  PRIVATE_NAMESPACE_END
  