text: /******************************************************************************
   *
   * Copyright(c) 2009-2012  Realtek Corporation.
   *
   * This program is free software; you can redistribute it and/or modify it
   * under the terms of version 2 of the GNU General Public License as
   * published by the Free Software Foundation.
   *
   * This program is distributed in the hope that it will be useful, but WITHOUT
   * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
   * more details.
   *
   * You should have received a copy of the GNU General Public License along with
   * this program; if not, write to the Free Software Foundation, Inc.,
   * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
   *
   * The full GNU General Public License is included in this distribution in the
   * file called LICENSE.
   *
   * Contact Information:
   * wlanfae <wlanfae@realtek.com>
   * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,
   * Hsinchu 300, Taiwan.
   *
   * Larry Finger <Larry.Finger@lwfinger.net>
   *
   *****************************************************************************/
  
  #include "../wifi.h"
  #include "../core.h"
  #include "../pci.h"
  #include "../base.h"
  #include "reg.h"
  #include "def.h"
  #include "phy.h"
  #include "dm.h"
  #include "hw.h"
  #include "rf.h"
  #include "sw.h"
  #include "trx.h"
  #include "led.h"
  
  #include <linux/module.h>
  
  static void rtl92c_init_aspm_vars(struct ieee80211_hw *hw)
  {
  	struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
  
  	/*close ASPM for AMD defaultly */
  	rtlpci->const_amdpci_aspm = 0;
  
  	/*
  	 * ASPM PS mode.
  	 * 0 - Disable ASPM,
  	 * 1 - Enable ASPM without Clock Req,
  	 * 2 - Enable ASPM with Clock Req,
  	 * 3 - Alwyas Enable ASPM with Clock Req,
  	 * 4 - Always Enable ASPM without Clock Req.
  	 * set defult to RTL8192CE:3 RTL8192E:2
  	 * */
  	rtlpci->const_pci_aspm = 3;
  
  	/*Setting for PCI-E device */
  	rtlpci->const_devicepci_aspm_setting = 0x03;
  
  	/*Setting for PCI-E bridge */
  	rtlpci->const_hostpci_aspm_setting = 0x02;
  
  	/*
  	 * In Hw/Sw Radio Off situation.
  	 * 0 - Default,
  	 * 1 - From ASPM setting without low Mac Pwr,
  	 * 2 - From ASPM setting with low Mac Pwr,
  	 * 3 - Bus D3
  	 * set default to RTL8192CE:0 RTL8192SE:2
  	 */
  	rtlpci->const_hwsw_rfoff_d3 = 0;
  
  	/*
  	 * This setting works for those device with
  	 * backdoor ASPM setting such as EPHY setting.
  	 * 0 - Not support ASPM,
  	 * 1 - Support ASPM,
  	 * 2 - According to chipset.
  	 */
  	rtlpci->const_support_pciaspm = 1;
  }
  
  int rtl92c_init_sw_vars(struct ieee80211_hw *hw)
  {
  	int err;
  	struct rtl_priv *rtlpriv = rtl_priv(hw);
  	struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
  	struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
  
  	rtl8192ce_bt_reg_init(hw);
  
  	rtlpriv->dm.dm_initialgain_enable = true;
  	rtlpriv->dm.dm_flag = 0;
  	rtlpriv->dm.disable_framebursting = false;
  	rtlpriv->dm.thermalvalue = 0;
  	rtlpci->transmit_config = CFENDFORM | BIT(12) | BIT(13);
  
  	/* compatible 5G band 88ce just 2.4G band & smsp */
  	rtlpriv->rtlhal.current_bandtype = BAND_ON_2_4G;
  	rtlpriv->rtlhal.bandset = BAND_ON_2_4G;
  	rtlpriv->rtlhal.macphymode = SINGLEMAC_SINGLEPHY;
  
  	rtlpci->receive_config = (RCR_APPFCS |
  				  RCR_AMF |
  				  RCR_ADF |
  				  RCR_APP_MIC |
  				  RCR_APP_ICV |
  				  RCR_AICV |
  				  RCR_ACRC32 |
  				  RCR_AB |
  				  RCR_AM |
  				  RCR_APM |
  				  RCR_APP_PHYST_RXFF | RCR_HTC_LOC_CTRL | 0);
  
  	rtlpci->irq_mask[0] =
  	    (u32) (IMR_ROK |
  		   IMR_VODOK |
  		   IMR_VIDOK |
  		   IMR_BEDOK |
  		   IMR_BKDOK |
  		   IMR_MGNTDOK |
  		   IMR_HIGHDOK | IMR_BDOK | IMR_RDU | IMR_RXFOVW | 0);
  
  	rtlpci->irq_mask[1] = (u32) (IMR_CPWM | IMR_C2HCMD | 0);
  
  	/* for debug level */
  	rtlpriv->dbg.global_debuglevel = rtlpriv->cfg->mod_params->debug;
  	/* for LPS & IPS */
  	rtlpriv->psc.inactiveps = rtlpriv->cfg->mod_params->inactiveps;
  	rtlpriv->psc.swctrl_lps = rtlpriv->cfg->mod_params->swctrl_lps;
  	rtlpriv->psc.fwctrl_lps = rtlpriv->cfg->mod_params->fwctrl_lps;
  	if (!rtlpriv->psc.inactiveps)
  		pr_info("rtl8192ce: Power Save off (module option)\n");
  	if (!rtlpriv->psc.fwctrl_lps)
  		pr_info("rtl8192ce: FW Power Save off (module option)\n");
  	rtlpriv->psc.reg_fwctrl_lps = 3;
  	rtlpriv->psc.reg_max_lps_awakeintvl = 5;
  	/* for ASPM, you can close aspm through
  	 * set const_support_pciaspm = 0 */
  	rtl92c_init_aspm_vars(hw);
  
  	if (rtlpriv->psc.reg_fwctrl_lps == 1)
  		rtlpriv->psc.fwctrl_psmode = FW_PS_MIN_MODE;
  	else if (rtlpriv->psc.reg_fwctrl_lps == 2)
  		rtlpriv->psc.fwctrl_psmode = FW_PS_MAX_MODE;
  	else if (rtlpriv->psc.reg_fwctrl_lps == 3)
  		rtlpriv->psc.fwctrl_psmode = FW_PS_DTIM_MODE;
  
  	/* for firmware buf */
  	rtlpriv->rtlhal.pfirmware = vzalloc(0x4000);
  	if (!rtlpriv->rtlhal.pfirmware) {
  		RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
  			 "Can't alloc buffer for fw\n");
  		return 1;
  	}
  
  	/* request fw */
  	if (IS_VENDOR_UMC_A_CUT(rtlhal->version) &&
  	    !IS_92C_SERIAL(rtlhal->version))
  		rtlpriv->cfg->fw_name = "rtlwifi/rtl8192cfwU.bin";
  	else if (IS_81xxC_VENDOR_UMC_B_CUT(rtlhal->version))
  		rtlpriv->cfg->fw_name = "rtlwifi/rtl8192cfwU_B.bin";
  
  	rtlpriv->max_fw_size = 0x4000;
  	pr_info("Using firmware %s\n", rtlpriv->cfg->fw_name);
  	err = request_firmware_nowait(THIS_MODULE, 1, rtlpriv->cfg->fw_name,
  				      rtlpriv->io.dev, GFP_KERNEL, hw,
  				      rtl_fw_cb);
  	if (err) {
  		RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
  			 "Failed to request firmware!\n");
  		return 1;
  	}
  
  	return 0;
  }
  
  void rtl92c_deinit_sw_vars(struct ieee80211_hw *hw)
  {
  	struct rtl_priv *rtlpriv = rtl_priv(hw);
  
  	if (rtlpriv->rtlhal.pfirmware) {
  		vfree(rtlpriv->rtlhal.pfirmware);
  		rtlpriv->rtlhal.pfirmware = NULL;
  	}
  }
  
  static struct rtl_hal_ops rtl8192ce_hal_ops = {
  	.init_sw_vars = rtl92c_init_sw_vars,
  	.deinit_sw_vars = rtl92c_deinit_sw_vars,
  	.read_eeprom_info = rtl92ce_read_eeprom_info,
  	.interrupt_recognized = rtl92ce_interrupt_recognized,
  	.hw_init = rtl92ce_hw_init,
  	.hw_disable = rtl92ce_card_disable,
  	.hw_suspend = rtl92ce_suspend,
  	.hw_resume = rtl92ce_resume,
  	.enable_interrupt = rtl92ce_enable_interrupt,
  	.disable_interrupt = rtl92ce_disable_interrupt,
  	.set_network_type = rtl92ce_set_network_type,
  	.set_chk_bssid = rtl92ce_set_check_bssid,
  	.set_qos = rtl92ce_set_qos,
  	.set_bcn_reg = rtl92ce_set_beacon_related_registers,
  	.set_bcn_intv = rtl92ce_set_beacon_interval,
  	.update_interrupt_mask = rtl92ce_update_interrupt_mask,
  	.get_hw_reg = rtl92ce_get_hw_reg,
  	.set_hw_reg = rtl92ce_set_hw_reg,
  	.update_rate_tbl = rtl92ce_update_hal_rate_tbl,
  	.fill_tx_desc = rtl92ce_tx_fill_desc,
  	.fill_tx_cmddesc = rtl92ce_tx_fill_cmddesc,
  	.query_rx_desc = rtl92ce_rx_query_desc,
  	.set_channel_access = rtl92ce_update_channel_access_setting,
  	.radio_onoff_checking = rtl92ce_gpio_radio_on_off_checking,
  	.set_bw_mode = rtl92c_phy_set_bw_mode,
  	.switch_channel = rtl92c_phy_sw_chnl,
  	.dm_watchdog = rtl92c_dm_watchdog,
  	.scan_operation_backup = rtl_phy_scan_operation_backup,
  	.set_rf_power_state = rtl92c_phy_set_rf_power_state,
  	.led_control = rtl92ce_led_control,
  	.set_desc = rtl92ce_set_desc,
  	.get_desc = rtl92ce_get_desc,
  	.tx_polling = rtl92ce_tx_polling,
  	.enable_hw_sec = rtl92ce_enable_hw_security_config,
  	.set_key = rtl92ce_set_key,
  	.init_sw_leds = rtl92ce_init_sw_leds,
  	.allow_all_destaddr = rtl92ce_allow_all_destaddr,
  	.get_bbreg = rtl92c_phy_query_bb_reg,
  	.set_bbreg = rtl92c_phy_set_bb_reg,
  	.set_rfreg = rtl92ce_phy_set_rf_reg,
  	.get_rfreg = rtl92c_phy_query_rf_reg,
  	.phy_rf6052_config = rtl92ce_phy_rf6052_config,
  	.phy_rf6052_set_cck_txpower = rtl92ce_phy_rf6052_set_cck_txpower,
  	.phy_rf6052_set_ofdm_txpower = rtl92ce_phy_rf6052_set_ofdm_txpower,
  	.config_bb_with_headerfile = _rtl92ce_phy_config_bb_with_headerfile,
  	.config_bb_with_pgheaderfile = _rtl92ce_phy_config_bb_with_pgheaderfile,
  	.phy_lc_calibrate = _rtl92ce_phy_lc_calibrate,
  	.phy_set_bw_mode_callback = rtl92ce_phy_set_bw_mode_callback,
  	.dm_dynamic_txpower = rtl92ce_dm_dynamic_txpower,
  };
  
  static struct rtl_mod_params rtl92ce_mod_params = {
  	.sw_crypto = false,
  	.inactiveps = true,
  	.swctrl_lps = false,
  	.fwctrl_lps = true,
  	.debug = DBG_EMERG,
  };
  
  static struct rtl_hal_cfg rtl92ce_hal_cfg = {
  	.bar_id = 2,
  	.write_readback = true,
  	.name = "rtl92c_pci",
  	.fw_name = "rtlwifi/rtl8192cfw.bin",
  	.ops = &rtl8192ce_hal_ops,
  	.mod_params = &rtl92ce_mod_params,
  
  	.maps[SYS_ISO_CTRL] = REG_SYS_ISO_CTRL,
  	.maps[SYS_FUNC_EN] = REG_SYS_FUNC_EN,
  	.maps[SYS_CLK] = REG_SYS_CLKR,
  	.maps[MAC_RCR_AM] = AM,
  	.maps[MAC_RCR_AB] = AB,
  	.maps[MAC_RCR_ACRC32] = ACRC32,
  	.maps[MAC_RCR_ACF] = ACF,
  	.maps[MAC_RCR_AAP] = AAP,
  
  	.maps[EFUSE_TEST] = REG_EFUSE_TEST,
  	.maps[EFUSE_CTRL] = REG_EFUSE_CTRL,
  	.maps[EFUSE_CLK] = 0,
  	.maps[EFUSE_CLK_CTRL] = REG_EFUSE_CTRL,
  	.maps[EFUSE_PWC_EV12V] = PWC_EV12V,
  	.maps[EFUSE_FEN_ELDR] = FEN_ELDR,
  	.maps[EFUSE_LOADER_CLK_EN] = LOADER_CLK_EN,
  	.maps[EFUSE_ANA8M] = EFUSE_ANA8M,
  	.maps[EFUSE_HWSET_MAX_SIZE] = HWSET_MAX_SIZE,
  	.maps[EFUSE_MAX_SECTION_MAP] = EFUSE_MAX_SECTION,
  	.maps[EFUSE_REAL_CONTENT_SIZE] = EFUSE_REAL_CONTENT_LEN,
  	.maps[EFUSE_OOB_PROTECT_BYTES_LEN] = EFUSE_OOB_PROTECT_BYTES,
  
  	.maps[RWCAM] = REG_CAMCMD,
  	.maps[WCAMI] = REG_CAMWRITE,
  	.maps[RCAMO] = REG_CAMREAD,
  	.maps[CAMDBG] = REG_CAMDBG,
  	.maps[SECR] = REG_SECCFG,
  	.maps[SEC_CAM_NONE] = CAM_NONE,
  	.maps[SEC_CAM_WEP40] = CAM_WEP40,
  	.maps[SEC_CAM_TKIP] = CAM_TKIP,
  	.maps[SEC_CAM_AES] = CAM_AES,
  	.maps[SEC_CAM_WEP104] = CAM_WEP104,
  
  	.maps[RTL_IMR_BCNDMAINT6] = IMR_BCNDMAINT6,
  	.maps[RTL_IMR_BCNDMAINT5] = IMR_BCNDMAINT5,
  	.maps[RTL_IMR_BCNDMAINT4] = IMR_BCNDMAINT4,
  	.maps[RTL_IMR_BCNDMAINT3] = IMR_BCNDMAINT3,
  	.maps[RTL_IMR_BCNDMAINT2] = IMR_BCNDMAINT2,
  	.maps[RTL_IMR_BCNDMAINT1] = IMR_BCNDMAINT1,
  	.maps[RTL_IMR_BCNDOK8] = IMR_BCNDOK8,
  	.maps[RTL_IMR_BCNDOK7] = IMR_BCNDOK7,
  	.maps[RTL_IMR_BCNDOK6] = IMR_BCNDOK6,
  	.maps[RTL_IMR_BCNDOK5] = IMR_BCNDOK5,
  	.maps[RTL_IMR_BCNDOK4] = IMR_BCNDOK4,
  	.maps[RTL_IMR_BCNDOK3] = IMR_BCNDOK3,
  	.maps[RTL_IMR_BCNDOK2] = IMR_BCNDOK2,
  	.maps[RTL_IMR_BCNDOK1] = IMR_BCNDOK1,
  	.maps[RTL_IMR_TIMEOUT2] = IMR_TIMEOUT2,
  	.maps[RTL_IMR_TIMEOUT1] = IMR_TIMEOUT1,
  
  	.maps[RTL_IMR_TXFOVW] = IMR_TXFOVW,
  	.maps[RTL_IMR_PSTIMEOUT] = IMR_PSTIMEOUT,
  	.maps[RTL_IMR_BCNINT] = IMR_BCNINT,
  	.maps[RTL_IMR_RXFOVW] = IMR_RXFOVW,
  	.maps[RTL_IMR_RDU] = IMR_RDU,
  	.maps[RTL_IMR_ATIMEND] = IMR_ATIMEND,
  	.maps[RTL_IMR_BDOK] = IMR_BDOK,
  	.maps[RTL_IMR_MGNTDOK] = IMR_MGNTDOK,
  	.maps[RTL_IMR_TBDER] = IMR_TBDER,
  	.maps[RTL_IMR_HIGHDOK] = IMR_HIGHDOK,
  	.maps[RTL_IMR_TBDOK] = IMR_TBDOK,
  	.maps[RTL_IMR_BKDOK] = IMR_BKDOK,
  	.maps[RTL_IMR_BEDOK] = IMR_BEDOK,
  	.maps[RTL_IMR_VIDOK] = IMR_VIDOK,
  	.maps[RTL_IMR_VODOK] = IMR_VODOK,
  	.maps[RTL_IMR_ROK] = IMR_ROK,
  	.maps[RTL_IBSS_INT_MASKS] = (IMR_BCNINT | IMR_TBDOK | IMR_TBDER),
  
  	.maps[RTL_RC_CCK_RATE1M] = DESC92_RATE1M,
  	.maps[RTL_RC_CCK_RATE2M] = DESC92_RATE2M,
  	.maps[RTL_RC_CCK_RATE5_5M] = DESC92_RATE5_5M,
  	.maps[RTL_RC_CCK_RATE11M] = DESC92_RATE11M,
  	.maps[RTL_RC_OFDM_RATE6M] = DESC92_RATE6M,
  	.maps[RTL_RC_OFDM_RATE9M] = DESC92_RATE9M,
  	.maps[RTL_RC_OFDM_RATE12M] = DESC92_RATE12M,
  	.maps[RTL_RC_OFDM_RATE18M] = DESC92_RATE18M,
  	.maps[RTL_RC_OFDM_RATE24M] = DESC92_RATE24M,
  	.maps[RTL_RC_OFDM_RATE36M] = DESC92_RATE36M,
  	.maps[RTL_RC_OFDM_RATE48M] = DESC92_RATE48M,
  	.maps[RTL_RC_OFDM_RATE54M] = DESC92_RATE54M,
  
  	.maps[RTL_RC_HT_RATEMCS7] = DESC92_RATEMCS7,
  	.maps[RTL_RC_HT_RATEMCS15] = DESC92_RATEMCS15,
  };
  
  static DEFINE_PCI_DEVICE_TABLE(rtl92ce_pci_ids) = {
  	{RTL_PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8191, rtl92ce_hal_cfg)},
  	{RTL_PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8178, rtl92ce_hal_cfg)},
  	{RTL_PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8177, rtl92ce_hal_cfg)},
  	{RTL_PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8176, rtl92ce_hal_cfg)},
  	{},
  };
  
  MODULE_DEVICE_TABLE(pci, rtl92ce_pci_ids);
  
  MODULE_AUTHOR("lizhaoming	<chaoming_li@realsil.com.cn>");
  MODULE_AUTHOR("Realtek WlanFAE	<wlanfae@realtek.com>");
  MODULE_AUTHOR("Larry Finger	<Larry.Finger@lwfinger.net>");
  MODULE_LICENSE("GPL");
  MODULE_DESCRIPTION("Realtek 8192C/8188C 802.11n PCI wireless");
  MODULE_FIRMWARE("rtlwifi/rtl8192cfw.bin");
  MODULE_FIRMWARE("rtlwifi/rtl8192cfwU.bin");
  MODULE_FIRMWARE("rtlwifi/rtl8192cfwU_B.bin");
  
  module_param_named(swenc, rtl92ce_mod_params.sw_crypto, bool, 0444);
  module_param_named(debug, rtl92ce_mod_params.debug, int, 0444);
  module_param_named(ips, rtl92ce_mod_params.inactiveps, bool, 0444);
  module_param_named(swlps, rtl92ce_mod_params.swctrl_lps, bool, 0444);
  module_param_named(fwlps, rtl92ce_mod_params.fwctrl_lps, bool, 0444);
  MODULE_PARM_DESC(swenc, "Set to 1 for software crypto (default 0)\n");
  MODULE_PARM_DESC(ips, "Set to 0 to not use link power save (default 1)\n");
  MODULE_PARM_DESC(swlps, "Set to 1 to use SW control power save (default 0)\n");
  MODULE_PARM_DESC(fwlps, "Set to 1 to use FW control power save (default 1)\n");
  MODULE_PARM_DESC(debug, "Set debug level (0-5) (default 0)");
  
  static SIMPLE_DEV_PM_OPS(rtlwifi_pm_ops, rtl_pci_suspend, rtl_pci_resume);
  
  static struct pci_driver rtl92ce_driver = {
  	.name = KBUILD_MODNAME,
  	.id_table = rtl92ce_pci_ids,
  	.probe = rtl_pci_probe,
  	.remove = rtl_pci_disconnect,
  	.driver.pm = &rtlwifi_pm_ops,
  };
  
  module_pci_driver(rtl92ce_driver);
  