text:
|Thread Tools
I've gotten instructions on adding felted wool to the outside of a plastic egg (um, ok, but...)
and today I experimented with solid clay, clay around plastic eggs, clay around damp balled up newspaper - not sure how to dry them, but we'll see.
More ideas? I want to do plenty of decorating of natural materials, not too expensive, that won't rot or obligate us to eat egg salad for weeks.
Mom of one child (2008), wife of one husband, tender of dogs, cats and chickens. Household interests: ocean life (kid), bitcoins (husband), simplifying (me).
I don't know what the reason is you're looking for vegan ideas, but just in case you're making some for someone else who is vegan, I thought I would point out that most vegans don't do wool. If that's the case, the felted eggs may not be a good idea. If you put that in just because you don't want so many eggs to eat, my apologies.
We made some homemade baking clay eggs to paint a few years ago that came out alright, some of them split during the baking, though. I think they were just too big to be solid. We use this recipe here now for our baking clay and haven't had it split at all, but we haven't made eggs with it yet, so no guarantees!
This year we're painting paper mache eggs. You can either wad up newspaper / paper towel / scrap paper / etc. and put a little masking tape around it to hold an egg shape, or if you already have plastic eggs to use that would be even easier. Just mix some water into white glue (like 3/4 glue, 1/4 water,) dip newspaper / paper towel / newsprint strips into it, wrap, and let dry. It doesn't need to be very thick and should dry over night.
You can also find packs of paper mache eggs for painting at most craft stores for pretty cheap if you want to go as easy as possible.
Juise - Vegan-organic food-growing mama to Kaia Hanako - 8 Feb 08, Katalin Reiah - 13 July 10, 4x Little Furry Kitty Friends, 11x Chickens, Assorted Aquatic Life, and Wife to Lee.
Sorry, I should have explained more... I want to use just natural materials, and I just mentioned vegan since that eliminates the rotting egg element. I'd love for some of the eggs to be able to weather into their own natural disintegration (without smell or attracting animals) and also not add litter to the environment. We like to leave presents for the fairies around our property, but not so much for the coyotes, etc.
The wood ones are gorgeous, for sure, thanks for that link. I think I can't go far down that route because of cost and shipping, but mmmmm - pretty! I want to play with them myself!
I love the link and the recipe Juise, thank you!
Mom of one child (2008), wife of one husband, tender of dogs, cats and chickens. Household interests: ocean life (kid), bitcoins (husband), simplifying (me).
I meant to blow eggs in advance of Easter, whenever I did baking, so I would have plenty of empty shells for ds to decorate. I have two done, lol, from when I made blueberry muffins earlier this week. I'll blow 4 more, today, and save them for making french toast on Easter. So I'll have at least 6 for decorating at a party tomorrow. Maybe I'll get more done and bake some Easter bread.
Our issue is that ds wants to save his decorated eggs forever. I think he just couldn't shake the feeling that they were supposed to be cherished and protected and might someday hatch. And I don't want hardboiled eggs lingering for months. I want to eat them and not waste food.
We blow our eggs. I tried to do it as I was baking but somehow that was never enough. Now I plan for a week of frittatas, quiche and omelette's, LOL.
We have been blowing eggs since our son was small and it is so cool to unpack the eggs each Easter, almost like our homemade Christmas ornaments.
If you have local farm with geese it is really fun to blow geese eggs. They taste great and are awesome painted gold. My son is still convinced the farm has the goose that lays the golden eggs!
Pardon me while I
Ok then, blowing goddesses - blowing techniques that don't give you bloodshot eyes and headaches?
Mom of one child (2008), wife of one husband, tender of dogs, cats and chickens. Household interests: ocean life (kid), bitcoins (husband), simplifying (me).
My eyes are clear and I am headache free, lol!
I use a push pin to get the first hole in the top. Then I put the egg back in the carton and use a metal skewer to push thru that hole, thru the egg and out the other side. The egg carton acts as a stopper. Slowly pull the skewer so the end is in the center of the egg and "twirl" the skewer, breaking the egg yolk and loosening the whites. If it doesn't blow out easily, put the skewer back into egg and scramble it again. Works like a charm! I can do a dozen eggs in a matter of minutes.
Pardon me while I
I think the key is too not have the "out" hole too small. There is always that fibrousy bit that gets stuck if it is too small. And take a needle or hat pin and swirl it around inside to break the yolk.
|Thread Tools
Show Printable Version Show Printable Version
Email this Page Email this Page
|Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts
BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off
Online Users: 14,619
|68 members and 14,551 guests
|AllTomorrowsParties , AlmostJenny , bellesmom , blessed#7 , bluefaery , bmegan25 , camillabien , Cherry_Blossom , choli , contactmaya , crazyms , Dakotacakes , Deborah , delightedbutterfly , emmy526 , frugalmama , greenemami , happyhats , Hillarybobillary , intentionalmama , Iron Princess , IsaFrench , jeslynn , katelove , kathymuggle , Kirsty88 , lilgreen , Linda on the move , littletree , maiajay , mama24-7 , Marcimama , MasiyM , MCatLvrMom2A&X , mckittre , Mirzam , missmason , mkat , MommatoGray , moominmamma , MountainMamaGC , Mylie , MylittleTiger , nemodori2084 , newmamalizzy , oaksie68 , oceansolitude , philomom , RollerCoasterMama , rubelin , samaxtics , sarafl , shantimama , Shmootzi , siennaflower , stephalittle , Sunshine134 , SweetSilver , zebra15
|Most users ever online was 449,755, 06-25-2014 at 12:21 PM.


text:
HMS Victory 1765
Back in 1758 the Royal Navy ordered a new first-rate new ship from the commissioner of the Chatham Dockyard. This seemed strange at the time because the Royal Navy went for smaller faster ships that were very maneuverable.
The ships plans were based on the HMS Royal George and were presented in June 1759. The George was launched from the Woolwich Dockyard in 1756. Sir Thomas Slade was appointed Surveyor of the Navy and chosen to build the new ships. The new ship was to carry 100 guns and after her launching in practice she carried 104 to 106 guns and carronades.
The name was chosen in October 1760 to commemorate Annus Mirbilis (Year of Victories) or 1759. It was though that Victory was not a good name because the first Victory of 1744 was lost with all hands. The Seven Years War was won at Quebec, Minden and other naval battles of Lagos and Quiberon Bay all contributed to the year of victories.
The frame of the ship was built and then left for almost three years and work did not restart on her until autumn of 1763. This added to the ships longevity allowing the frame to season. The ship was finally completed May 7th of 1765, 90% of oak with some elm, pine and fir and they also used a small amount of Lignum Vitae to complete construction.
The Victory had no reason to be used at the time so she was moored in the Medway River for 13 years dismasted and roofed over and placed under general maintenance. She remained there until France joined the American War of Independence.
John Lindsay appointed as her first captain ended up transferred to the HMS Prince George in May of 1778. The Honorable Augustus Keppel Admiral raised his flag in Victory. The HMS Victory was finally commissioned under the command of Rear Admiral John Campbell and Captain Jonathan Faulknor under the flag of Admiral Keppel.
The HMS Victory's armaments consisted of smooth bore cannons. She started out with thirty 42 pounders on the lower deck, 28 24 pounder on the mid deck and thirty 12 pounder on the upper deck. The quarterdeck and forecastle held twelve 6 pound guns. Later on some of the sizes were changed out and 2 carronade guns were added that would fire 68 lb shot.
The Victory was stationed at Chatham if February 1798 under the command of Lieutenant J. Rickman. Declared unfit for service as a warship in December she was ordered converted to a hospital ship. The idea was to treat French and Spanish prisoners of war.
After the loss of the HMS Impregnable off Chichester the on the way back from Portsmouth the Admiralty planed the recondition the Victory which turned out to a costly undertaking and extensive reconstruction.
They replaced her figurehead and paint scheme from red to black and yellow. The pattern was called the (Nelson Chequer) adopted by Royal Navy ships after the Battle of Trafalgar. With new masts and paint scheme completed April 11th 1803 under her new captain Samuel Sutton she left for Portsmouth.
HMS Victory The Oldest Commissioned Warship
The HMS Victory is due to undergo complete restoration to the tune of $25 mil. Britain's maritime power legacy centers around this awesome battleship built 246 years ago. The Victory will undergo the most extensive restoration she has ever had. The last extensive restoration was after the Battle of Trafalgar due to her extensive damage.
BAE Systems was awarded a five year contract to rebuild the HMS Victory. The major construction contract has a unique option to extend for a second five years if needed. The project manager John O'Sullivan thinks the ship is really always a "work-in-progress". No matter how intensive the restoration a ship of this class needs continuous work to keep it from wasting away so restoration work must continue forever.
No much of the original ship that stands at Portsmouth is from the original ship. The ship was and still is a work of art built 246 years ago that make the experts of today marvel at the workmanship. Even O'Sullivan believes the ship is a true work of art.
Mr. O'Sullivan says that shipwrights would struggle duplicating the craftsmanship today of the HMS Victory. The restoration will require re-planking the entire outside hull. The masts will be repaired and considerable work will be carried out on the interior. Since the battle of Trafalgar the Victory has only undergone maintenance no complete refit of this magnitude has ever been carried out.
The real exciting part is that the restoration will be performed by specialist that still has the skills of doing the work by hand. The very best work can only be carried out by hand when it comes to shaping and carving wood. One goal that O'Sullivan has is to train new apprentices. The art of old tall ship restoration are skills that the world does not want to lose.
The HMS Victory was in service for 30 years, commissioned back in 1778. This great warship is the only one that survived the American War of Independence, French Revolutionary War and Napoleonic wars.
This is one amazing looking ship and would make a great addition to any collection. She is one well armed lady!
Hallmarked Solid Silver Model Of HMS Victory BHam 1982
End Date: Saturday Jun-18-2016 3:42:22 PDT
Buy It Now for only: $4,592.00
Buy It Now
Large 61 Detailed Wood Scale Ship Model In The Style of The HMS Victory 80 Guns
End Date: Tuesday May-24-2016 20:35:37 PDT
Buy It Now for only: $2,995.00
Buy It Now
Antiqued HMS Victory Admiral Nelsons Flagship Tall Ship 58 XL Wooden Model New
End Date: Wednesday Jun-1-2016 13:59:04 PDT
Buy It Now for only: $2,495.95
Buy It Now
HMS Victory Admiral Nelsons 58 Collectible Handcrafted Tall Ship Wood Model
End Date: Tuesday Jun-21-2016 15:15:30 PDT
Buy It Now for only: $2,224.95
Buy It Now
HMS Victory 50 in Limited Tall Model Ship Decorative Accent
End Date: Monday Jun-20-2016 3:46:16 PDT
Buy It Now for only: $1,452.95
Buy It Now
HMS Victory 44 Wooden Ship Model 198 Scale Sail boat
End Date: Wednesday Jun-15-2016 10:58:49 PDT
Buy It Now for only: $1,299.00
Buy It Now
End Date: Saturday Jun-18-2016 9:41:31 PDT
Buy It Now for only: $1,169.00
Buy It Now
End Date: Saturday Jun-18-2016 16:04:50 PDT
Buy It Now for only: $1,069.00
Buy It Now
HMS VICTORY Tall Ship Model 40 Built from Kit
End Date: Friday Jun-10-2016 16:46:38 PDT
Buy It Now for only: $899.00
Buy It Now

subset: commoncrawl


text:
Adult consumers under the influence of children
With a few weeks of vacation at hand, Brand Equity brings you a handy guide on how to talk to an elusive, fickle demographic: children.
Kicking the habit: Adult smoking rate in US is falling faster than ever
The rate of smoking among adults in the U.S. fell to 15 per cent last...
Kashmir's 45 per cent adults show mental distress symptoms
1.6 million adults are living with symptoms of depression, with 4,15,000 meeting d...
Don't financially subsidise your earning adult children
Well meaning parents tend to financially subsidise the lifestyle of their earning children, not realising that this behaviour does both parties more harm than good.
Sunny Leone not keen on doing adult comedy films
Sunny's last film 'Mastizaade', did not do really well at the box office probably this is what prompted the comment.
Adult acne: Is your diet to be blamed for ruining your skin?
Adult acne is a complex condition that has as much to do with genetics as it does with body mass, hormones & stress as it does with food.
Adapting to a new environment is a herculean task for older adults
The elderly are often unable to adjust to new surroundings partly due to the deterioration of a brain circuit that plays a pivotal role in learning.
Stamina training can help older adults live longer
People who train for strength at least twice a week have 46 per cent lower odds of dying soon.
Young adults with high cholesterol may need statins
Younger patients who have high cholesterol are frequently considered too young to be at risk of heart attack in the short term.
Aggressive adults experience memory problems later in life
If you want to stay sane and not become forgetful in later life, keep calm and relax.
Are you short-tempered? Here's how babies deal with angry adults!
Babies will do whatever they can to avoid being the target of anger. They make snap judgments as to whether an adult is anger-prone.
Now, Harry Potter colouring books for adults to beat some stress
If you want to recall the magic of Hogwarts, you can do so with the new Harry Potter adult colouring books.
How to update a minor's PAN card once he becomes adult
Once a minor PAN card holder turns 18, the relevant changes must be made in the PAN records as the card does not contain the minor's photograph or signature.
Beat your Monday blues with a scrumptious breakfast and adult colouring books
Adult colouring books are all the rage — popular with the working crowd as a means to unwind and connect with their creativity and inner child.
Tai chi can help reduce risk of falling in older adults
Tai chi can be practiced while you are walking, or even seated. Deep breathing and leg stepping movements are part of the practice.
End of an era: Adult magazine Penthouse to be only digital
After 50 years, the magazine has planned to stop printing and will be available in an online-only format.
Ted Cruz campaign removes US advert featuring adult film actress
Ted Cruz has pulled a recent campaign commercial after it turned out that the clip, which mocked rival Marco Rubio, featured an adult film actress.
Will go broke, but won't produce adult comedy: John Abraham
The actor, who is known for producing content-driven films, says his production house John Abraham Entertainment will not venture into adult films.
'Mastizaade' trailer oozes sexual innuendos & adult humour
The first trailer of Milap Zaveri's "Mastizaade" will cause your jaw to drop to the floor and your eyes to pop out.
Greying early with undue stress? Try colouring books for adults
A recent favourite among busy professionals, these colouring books are bringing much-needed relief to stressed-out lives.
2016 will be year of adult comedies in Bollywood: Sunny Leone
The actress will next be seen in 'Mastizaade' along with actor Vir Das. The film is all set to be released on January 29.
92% of India's adult population has Aadhaar card
UIDAI's achievement means that a very large majority of the adult population is in a position to access benefits through Aadhaar-linked bank accounts.
James Franco's adult drama 'The Deuce' gets series order at HBO
The show follows the legalisation and subsequent rise of the adult industry in New York's Times Square in the early 1970.
President Pranab Mukherjee gives nod to trial of juveniles as adults for serious crimes
The Juvenile Justice (Care and Protection of Children) Act, 2015, got Mukherjee's nod recently, official sources said here today.
Walking could enhance memory skills in older adults
Participants also completed neuro-psychological testing to assess their memory, planning and problem-solving abilities.
Gene editing tool treats muscular dystrophy in adult mammal
Researchers from Duke University in US used CRISPR to treat an adult mouse model of Duchenne muscular dystrophy.
Watching e-cigarette ads can influence young adults to use it
Promotional expenditures for e-cigarettes have rapidly increased since 2010 since e-cigarettes are not subjected to the same regulations as cigarette.
'Guddu Ki Gun' review: A delightful adult comedy
"Guddu Ki Gun" is the tale of Govardhan aka Guddu (Kunal Kemmu), a Bihari settled in Kolkata.
93 per cent adults voluntarily possess Aadhaar: UIDAI
Unique Identification Authority of India (UIDAI) today said 93 per cent of adults in India voluntarily possess Aadhaar number as per a recent finding.
Three-fourth Indian adults not financially literate: S&P survey
This is lower than the worldwide average of financial literacy, but roughly in line with other BRICS and South Asian nations.
'Snoopy and Charlie Brown: The Peanuts Movie' review: Decent Christmas watch for children & adults
Steve Martino-directed "Snoopy and Charlie Brown: The Peanuts Movie" is a sweet amusing film that will charm, but you will not get bowled over.
24 life skills every functioning adult should master
Fortunately, we've put together our own handbook of sorts, which lists many of the skills you'll need to survive as an adult in the modern world.
Arvind Kejriwal government proposes trying boys above 15 as adults for rape
Attacking the police, the Chief Minister said law and order situation has deteriorated significantly and women do not feel secure in the city.
Government to work on controlling child porn, not adult content
He suggested a broader debate inside Parliament and among the general public on what were the permissible limits of pornography in a democratic polity.
Young adults prefer staying on their own
More and more young adults in cities who are following the western route — move out of their parents' homes to live by themselves.
I am uncomfortable doing adult comedy films: John Abraham
Actor John Abraham, who is returning to the silver screen after two years, says he is neither comfortable doing adult comedy films nor will he produce any.
Arvind Kejriwal's view to try 15-yr-olds as adults mindless: Experts
Delhi government's proposal to try juveniles of 15 to 18 years as adults for heinous crimes has got a thumbs down from legal experts and rights activists.
Activists slam Delhi's AAP government proposal for trying juveniles above 15 as adults
Child rights activists here have objected to Delhi government's proposal to prosecute as adults any juvenile above age 15 found involved in heinous crime saying that such a move would not address the problems.
Children's games a hit at adult parties
After poker and drinking games, and after the most daring of them lived beyond their novelty, it is now back to childhood for entertainment at adult parties.
Drinking problems affect 33 million US adults
The study is the first national estimate based on a new term, 'alcohol use disorder', in a widely used psychiatric handbook that was updated in 2013.
Seven lessons you can learn from kids that will make you a more successful adult
Kids often know better than grown-ups how to learn quickly and form meaningful relationships.
Scientists restore youthful vigour to adult brains
The researchers pointed out that much like older muscles lose their youthful flexibility, older brains lose plasticity - the rapid changes in brain connections as a result of learning and experience.
'Minions' Review: A must-watch for kids, adults might be underwhelmed
While one hinged on a cerebral and innovative plot, the other hinges sorely on the affection the Minions have managed to amass over the years.
Fate of Wild Water Buffaloes now depends on 13-year-old surviving adult female Asha
IUCN has declared the wild water buffalo an 'endangered species' and in India it is among the animals protected with highest priority under law.
Mobility devices on the rise among older adults
The use of such devices was not linked with an increased risk of falling, but people who used canes were more likely to report limiting their activities because they worried about falling, it said.
IMF is right! Greece agreement can only happen with "adults in the room"
Greece needs to make a debt payment of 1.6 billion euros to the IMF by the end of the month, for which it needs to dip into its bailout fund.
'Room' novelist Emma Donoghue writing young adult book
The novel will center on a large, unconventional family, the Lotterys, and the Victorian house they call Camelottery.
Binge drinking as teenagers results in anxious adults
Subhash Pandey and his colleagues used experimental rats to investigate the effects of intermittent alcohol exposure during the adolescent stage of development.
Weight loss can reduce asthma severity in obese adults
Weight loss can improve asthma severity, asthma control, lung function, and quality of life of obese adults with asthma, say researchers, including one of Indian-origin.


text:
About two dozen Minnesota cities and counties would see a gusher of unexpected money if Governor Dayton's proposed sales tax expansion to more items and services prevails, and New Ulm is one of those communities. That's because the local governments piggyback on the state's sales tax with levies of their own. New Ulm, for instance, has an extra .5% sales tax enacted in 1999 to pay for the New Ulm Civic Center. Most of the local add-on taxes are dedicated to specific purposes such as that, which could mean quicker repayment of public debt on building projects. For those cities, it means their local sales taxes would blink off sooner. Other cities have more flexibility in spending dollars from local taxes that either never expire or won't for decades. Early estimates by the Minnesota Department of Revenue show that cities and counties with their own sales tax could expect to see 60% more than they take in now.
Home » Breaking News State & Local » Dayton Tax Plan Local Benefit
Most Popular
- Discussed
- Viewed
- In the Summer of '69 Photos and Story – by Gordy Jones
- Little Falls man pleads guilty to fatal DWI
- Lafayette man named KNUJ Hometown Hero of the Month
- Mints
- Morning Mindbender
- Closing markets May 26
- Popular ambassador Harriet the eagle dies
- New tradition starting at two Watonwan County schools
- Morning News May 28
- Morning Sports May 28
- Lafayette man named KNUJ Hometown Hero of the Month
- Springfield teen charged with sexual conduct
- Toddler injured in mowing accident
- Fourth grade Springfield teacher named Teacher of the Year
- Two injured in rollover accident in Redwood County
- Butterfield man in farm accident loses the battle
- Franklin man dies in ATV accident
- Four hurt in McLeod County accident
- Meeker County continues to investigate teen murder-suicide
- Nicollet County Commissioners demote county employee
Upcoming Events


text:
HOME > Kendra > Kendra News
Kendra News
Report: Kendra Wilkinson to address sex tape on 'Kendra' showMay 6, 2010
Kendra Wilkinson is apparently going to let viewers see just how angry she is about the potential unauthorized release of a sex tape she made several years ago.
'Kendra' star Kendra Wilkinson attempting to stop sex tape releaseMay 6, 2010
Kendra Wilkinson is apparently unhappy that a porn company plans to release a sex tape starring her by the end of the month.
E! to debut second season of Kendra Wilkinson's 'Kendra' March 14March 1, 2010
E! has announced Kendra's second season will premiere Sunday, March 14 at 10PM ET/PT.
Bridget Marquardt: Kendra Wilkinson already considering second babyJanuary 19, 2010
Kendra Wilkinson is "just so excited" to be a mom that she's already ready to have another baby.
'Kendra' star Kendra Wilkinson gives birth to a baby boyDecember 11, 2009
Kendra Wilkinson has reason to celebrate this holiday season.
E! renews Kendra Wilkinson's 'Kendra' for a second seasonJuly 23, 2009
E! announced that it has renewed Kendra for a second season.
'Kendra' and 'The Girls Next Door' star Kendra Wilkinson gets marriedJune 29, 2009
Kendra Wilkinson has officially begun her post-Playboy life.
'Kendra' and 'The Girls Next Door' star Kendra Wilkinson pregnantJune 10, 2009
Kendra Wilkinson apparently isn't wasting anytime starting a family outside the Playboy Mansion.
E! confirms 'The Girls Next Door' spinoff starring star Kendra WilkinsonFebruary 3, 2009
E! has confirmed recent reports that it has ordered a new reality series starring The Girls Next Door star Kendra Wilkinson.
Hugh Hefner: 'The Girls Next Door' relationships are "in transition"September 23, 2008
Hugh Hefner's relationships with girlfriends and The Girls Next Door co-stars Holly Madison, Kendra Wilkinson and Bridget Marquard are "in transition," according to the Playboy magazine founder.
- 'The Bachelorette' star JoJo Fletcher defends Jordan Rodgers against bachelor attacks: The First Impression Rose puts a target on your back
- Jason Wahler says 'The Hills' led him to addiction and suicide attempt
- First three 'Bachelor in Paradise' participants revealed by producer Mike Fleiss
- Chad Johnson's behavior quickly enrages his fellow 'The Bachelorette' bachelors -- VIDEO
- Derek Peth -- 9 things to know about 'The Bachelorette' bachelor
- Kourtney Kardashian wishes "baby daddy" Scott Disick a happy birthday
- 'STRONG' sends trainer Mathew Miller and trainee Nicole Bentley packing, determines Final 2 teams
- Gwen Stefani teases her 'Misery' music video
- 'American Grit' eliminates Nick "The Reaper" Irving's team member Kimberly "KJoy" Joy


text:
Pentax Optio W10 digital camera
4.0 stars
Excellent metering, great colour, good (but plastic) build, great underwater and dust proofing; can dive to down to around 5 feet (1.5m)
The bad: lens softness at the full zoom, limited manual control, no optical viewfinder
Pentax's WP series of waterproofed cameras has received a boost with the fully waterproof W10; a 3x optical zoom compact boasting 6-megapixel resolution and a hat full of scene modes.
While the camera's styling could be called bland, it's bland in a curvy way, all the edges are neatly rounded with signature chromed features and fitments adding a little sparkle.
Predominantly plastic build belies the camera's proofing against water, to a depth of 1.5m (that's around 5 feet), and the dust that will protect it from particles of dirt as fine as talcum powder, so the camera is well protected for almost any outdoors activity, making it an ideal camera for the beach; snorkeling included, skiing, camping, canoeing or any adventure style holidays.
The camera's remarkably compact even with a 3x optical zoom lens, which stays safely housed within the camera body behind a protective optical screen; the lens providing a 38-114mm focal range. You also get large 2.5-inch colour screen, which boasts an anti-reflection coating and is nice to use in all but the brightest conditions where the lack of an optical viewfinder becomes irksome, as with all such cameras. However, underwater, the large screen comes into its own of course.
In terms of control and handling the W10 presents a clean set of lines; just an on/off switch and shutter button on the top plate, while a four-way controller, menu, playback and zoom controls grace the back plate. You also get a small green button that jumps the camera back to an all-auto shooting mode or displays neat help screens when pressed and you're scrolling any of the many scene modes or the same button helps you to reorder menu options within menus to your preference, a neat touch.
Of the 25 scene modes, you get the usual range of landscape, portrait and night scene modes plus, perhaps unsurprisingly, there's an underwater setting and a few more unusual modes that include a soft focus setting and a synchro sound recording setting, which, to paraphrase a certain advert, does exactly what it says on the tin.
There's an underwater movie mode too (movies can be recorded at a 640x480-pixel 30fps max, underwater or not) and a food setting, for snapping your dinner before you eat it. Ideal for those heavy nights out when you've gotten three sheets to the wind on booze and can't remember what type of sauce you had on your donner kebab and chips. Yum!
Focusing and metering work well, with the W10 featuring predictive AF with nine focus zones and evaluative, spot and centre-weighted metering. Exposure compensation is included which adds a measure of extra control outside picking another scene mode in difficult lighting.
Image quality is good overall, with the lens only letting the side down at full zoom where I had some odd soft edges to my shots, or a strange halo effect on some highlights. General shots are fine and while noise is well controlled up to ISO 400 at ISO 800; the top sensitivity, things get a bit hazier with marked noise intruding into areas of once colour (say blue sky) or shadows and darker areas of a shot.
The Pentax Optio W10 provides a tough package ideal for the more active among you, though the plastic body may not live up to the rough and tumble of a drop from a great height when mountain climbing or the impact of a rugby scrum.
However, image quality is more than adequate for most snappers' requirements and the fact that you can go swimming/snorkeling with this camera or take it to the Sahara desert and not worry about water or sand getting into it, all adds to the attraction.
Sony Cyber-shot RX1R II review: Full-frame fun and foibles
Olympus TG-Tracker 4K camera tracks your location, speed and much more
The best GoPro photos in the world, prepare to lose your breath
LG Action Cam livestreams over 4G, is 4K and works with YouTube Live
- Sony Cyber-shot RX1R II review: Full-frame fun and foibles
- Olympus TG-Tracker 4K camera tracks your location, speed and much more
- The best GoPro photos in the world, prepare to lose your breath
- LG Action Cam livestreams over 4G, is 4K and works with YouTube Live
- Impossible Project I-1 camera brings Polaroid-style instant photos bang up to date
- Canon PowerShot G7 X Mark II review: Nip and tuck triumphs
- Best DSLR cameras 2016: The best interchangeable lens cameras available to buy today
- The best action cam photos in the world: Jaw, meet floor
- Here's the first 360-degree footage from GoPro's six-camera Omni VR rig
- Nikon D5 review: Olympic effort from pro DSLR
- Pebble Time 2 vs Time Steel vs Time: What's the difference?
- What is Google Assistant, how does it work, and when can you use it?
- Batman special edition Samsung Galaxy S7 edge comes out of the shadows
- Best VR headsets to buy in 2016, whatever your budget
- OnePlus 3: What's the story so far?
- Future batteries, coming soon: charge in seconds, last months and power over the air
- Harmony of the Seas: 17 amazing reasons to go on the world's largest cruise ship
- iPhone 7 case designs pictured (updated)
- Pebble 2 vs Pebble Classic: What's the difference?
- Samsung Galaxy X roll-out OLED screen shown off, just 0.3mm thin


text:
You could WIN one of three MK III Battlegroup
Boxes by commenting on the live blog!
You could WIN one of three MK III Battlegroup
Warren's back from honeymoon and needs catching up on the world of tabletop wargaming…
An update for the Avatar Of Menoth is on the way for the end of of May from Privateer Press. This massive cathedral on legs looks like a fantastic addition to your Warmachine army…
How Big Of A Fan Are You For Warmachine and Hordes?24 days ago 2
Are you ready for the next edition of Warmachine and Hordes? This might tempt you a little more.
Come and join us for another round of Community Painting Picks where we delve into the weird with Kingdom Death…and the monstrous creations of Warmachine & Hordes.
We're a bit knackered after Salute
but we're still here to share some
tabletop gaming goodness
with you all!
Mr Mennes is back to join us in the studio once more with the Convergence of Cyriss from Privateer Press.
Mennes' Mini-Mashup: TrollBloods Kitbash – Part 259 days ago 7
Tomas Mennes is back with us in the studio to show us Part Two of his amazing Trollblood mash-up!
Mennes' Mini-Mashup: TrollBloods Kitbash – Part 166 days ago 9
Tomas Mennes has joined us in the studio to bring us an epic mashup!
Privateer Press have shown off a new miniature for the forces of Cygnar. This time they have drafted in the help of the Ogruns with their Trench Buster. This chaps looks like a proper raider for the world of Warmachine.
Bloated Beasts & Mighty Heroes Coming To Warmachine82 days ago 4
Privateer Press have shown off a massive load of releases that are going to be coming out over the next few months for Warmachine.
Unboxing: Warmachine – Hand Of Judgement101 days ago 3
John and myself are back with another unboxing. This time we're covering a huge behemoth from Warmachine, it's the Hand of Judgement.
Mennes' Mini-Mash Up: The Butcher108 days ago 22
We kick off a fantastic new mini-series for you as Tomas Mennes has joined us in the studio to bring you three amazing tutorials showing how you take apart, join and perfectly mash-up your models.


text:
RBI puts on hold new NCD norms for NBFCs
Mumbai: In a relief to non-banking lenders, the Reserve Bank Wednesday said the proposal to have a minimum gap of six months for private placement of non-convertible debentures has been kept in abeyance for now.
"To facilitate the process of moving into a more robust asset liability mismatch in a non-disruptive manner, it has been decided that the instruction with regard to minimum gap between two successive issuances of privately-placed NCDs may not be operationalised immediately," RBI said.
The apex bank had last week issued a circular stating private placement of debt should not have more than 49 investors and minimum subscription from single investor should be Rs 25 lakh. It had also stipulated the time frame between two NCD issuances.
In the clarification today, the central bank said it has received a number of queries, especially regarding this clause with the time frame being a common refrain.
It said the freedom currently available to NBFCs to raise funds through NCDs without any restriction has resulted in inadequate resource planning and higher transaction cost, but said it is keeping the proposal on hold.
"A decision on the appropriate minimum time gap would be taken by the bank in due course," the circular said.
Rating agency India Ratings said this move will benefit large NBFCs as having the six month interval would have constrained NBFCs' access to the bond market, increased borrowing costs and potentially created assets liability tenure mismatches.
However, the Reserve Bank has today asked all NBFCs to prepare a policy for resource planning which should cover the planning horizon and the periodicity of private placement and get it approved from their boards by September 30.
More from India
More from World
More from Sports
More from Entertaiment
Policies in UPA regime were framed from Congress headquarter: FM Jaitely
Weekly review: Sensex tumbles to 21-month low on heavy selling
GoAir offers 'zero cancellation fee' offer
REVEALED: Apple to launch iPhone 5se, iPad Air 3 on March 15
Make in India Week: Govt all round emphasis on ease of doing business, says PM Modi


text:
Welcome to wedding speech key events. A great way to start a wedding speech
is to find a link between the year the 'victim' or groom (whichever description
you prefer) and key events or people in the year they were born. To help you in
this quest we have put together some key events that happened in some key years.
01/05/2016 00:00:00
31/05/2016 23:59:00
01/04/2016 00:00:00
09/06/2016 23:59:00


text:
[DeadFish] Baccano! 1-16 Batch [BD][720p][MP4][AAC]
seeders: 1
leechers: 1
Added by k1ng_rulz177.94K in Anime > English-translated
Torrent verified. Downloaded 467 times.
[DeadFish] Baccano! 1-16 Batch [BD][720p][MP4][AAC] (Size: 2.46 GB)
Related Torrents
Sharing Widget
To share this torrent use the code below and insert it into comments, status messages, forum posts or your signature.Torrent: [DeadFish] Baccano! 1-16 Batch [BD][720p][MP4][AAC]
Top Comments
All Comments
shypancake117 •
Show comment
audio: 9
Great quality for such a small size thanks uploader this anime never gets old
jakovvrana108 •
Show comment
Big TNX to uploader!!! As always, great download speed, top quality (audio/video)!!!
K1ng really does rulz!!!
User Opinions
Tom-Bombadil14.44K, Armoreska5546, nocturnic4854, swiftxx1218, DemonInHell1085, bivanusro834, seeyouintee465, insanerush408, Benjo105, Christaras9261 ... And 199 more
MO3AWIA651, karlosxstorm318, Kyli386


text:
Following Florida's second season sweep of No. 1 Florida State in the past three seasons, the No. 25 Gators (21-12/7-5 SEC) will head to Columbia to take on No. 4 South Carolina (27-5/7-5 SEC).
Click here for the original story.
Welcome to SECTalk.com
|Welcome to SECTalk.com -- The Home of 6 Straight National Titles!
You are currently accessing our site as a guest which means you can't access all of our features such as social groups, sports betting, and many more. By joining our free community you will have access to all of these great features as well as to participating in our forums, contacting other members, and much more. Registration only takes a minute and SECTalk.com is absolutely free, so please join today!
If you have any problems registering or signing in, please contact us.
Latest Topics
Latest News
Top Bettors
Top High Fived
No. 25 Gator Baseball Faces No. 4 South Carolina In Pivotal SEC Series
Started by gatoraus, Apr 10 2014 01:43 PM
Similar Topics
|Started By
|Last Post Info
2016 SEC Baseball
Started by GoldenRebel, 10 Dec 2015 In: SEC Sports → SEC Baseball & Minor Sports Talk
- Hot 1,288 replies
- 24,920 views
Baseball Set for Tournament Semifinal
Started by SECTalk.com, Yesterday, 10:02 PM In: The West → LSU Sports → LSU News
- 0 replies
- 38 views
In The (Gator) Zone: Summer Important for QBs, Easley Finds New Home, More Gators Tidbits
Started by gatoraus, Yesterday, 02:00 AM In: The East → Florida Sports → Florida News
- 0 replies
- 41 views
Baseball Beats State, Advances to SEC Semifinal
Started by SECTalk.com, Yesterday, 12:19 AM In: The West → LSU Sports → LSU News
- 0 replies
- 52 views
Baseball Falls in Back-and-Forth Battle with Fourth-Ranked Florida, 5-4
Started by Tider27, 26 May 2016 In: The West → Alabama Sports → Alabama News
- 0 replies
- 58 views


text:
May 27, 2016
Just what you need on the way to the gym.
May 27, 2016
As if the protesters outside weren't bad enough...
May 27, 2016
Ladies, start your engines.
May 27, 2016
People from different countries talk openly about how they experience menstruation.
May 26, 2016
In today's disturbing news.
May 25, 2016
They've figured out a way to reproduce without actually mating.
May 24, 2016
One step forward, two steps back.
May 24, 2016
It's about time.
May 24, 2016
And you thought you knew it all by now.
May 23, 2016
Andi Dorfman dishes what you don't get to see on the show.
May 23, 2016
"The only thing negative about it is what we pile on the backs of fat people," says author Lindy West.


text:
|Publication number
|Publication type
|Application number
|PCT number
|Publication date
|Mar 4, 2003
|Filing date
|Dec 4, 1997
|Priority date
|Dec 5, 1996
|Fee status
|Also published as
|Publication number
|Marc Poujoulat, Guy Henri Poujoulat
|Original Assignee
|Societe D'applications Industrielles Des Microprocesseurs
|Export Citation
|BiBTeX, EndNote, RefMan
|Patent Citations (2), Referenced by (3), Classifications (8), Legal Events (4)
|External Links: USPTO, USPTO Assignment, Espacenet
The invention relates to the connection and exchange of digital information between electronic cards.
The invention applies advantageously but not limitingly to the so-called "backplane" connection facility providing for the use of connection cards referred to as "backplane cards" installed in racks and on which are connected electronic cards comprising various components as a function of their application, such as microprocessors, for example.
At present, backplane cards are exclusively passive in the sense that they comprise only the connection facility proper and impedance matching means.
Furthermore, when for a particular rig, a user has defined a certain electronic configuration providing for a certain number of electronic cards to be connected together, he chooses a backplane card having sufficient connection areas to be able to connect the number of electronic cards which he envisaged at the outset. Moreover, he must also dimension the supply means of these electronic cards as a function of their initially envisaged number.
If for any reason the user has to increase the number of cards in his configuration, it is not possible for him to extend his backplane without having to modify everything and has furthermore to redimension the supply means.
Moreover, when these backplane cards form the hardware support for a digital linking bus conveying digital information between the electronic cards, the number of signals to be processed requires that complex decoding circuits, which are sometimes specific and which are often expensive, be installed on the electronic cards connected on the backplane card.
Finally, the need for these backplane cards to meet the constraints of electromagnetic immunity requires expensive solutions.
The invention aims to afford a solution to these problems.
The invention therefore proposes a process for exchanging digital information between electronic cards, in which the electronic cards are removably connected on at least one base card (or backplane card) comprising its own individual supply means connected on a printed circuit possessing a set of tracks for the flow of electrical signals able to convey the said information, and certain at least of the electrical signals flowing, on this base card, between the connection areas of the electronic cards are amplified directly on the base card.
The base card is therefore an active card insofar as it possesses its own individual amplification means comprising amplification barriers proper based on flip-flops or buffer memories and logic functions building in amplification, for example programmable logic circuits (or Programmable Array Logic).
Furthermore, this backplane card builds in its own individual supply which is dimensioned in such a way as to be able to supply the maximum number of electronic cards which can be connected on this base card. Whereas in theory a minimum of two electronic cards is connected on a base card, it is in practice possible to connect more than two, for example four, on equidistant connection areas.
To obtain a modular backplane, at least one other base card of similar structure can be connected on the base card. Thus, the user can add the base cards alongside one another so as to produce the configuration which he desires. If his configuration must alter over time, he can always add or remove one or more base cards. Furthermore, since each base card builds in a supply sufficient to supply the electronic cards which it can receive, it is not necessary to redimension a new specific supply, since the new base card also builds in its own individual supply. This further contributes to the perfect modularity of the backplane according to the invention.
Moreover, a connection of the base cards one on another is advantageously envisaged so that all the connection areas of the electronic cards, situated on the set of base cards, are equidistant. Thus, the general appearance of an electronic configuration composed of several electronic cards connected on several base cards, remains homogeneous.
Independently or not of the characteristics just alluded to, relating in particular to supply and to amplification, the process according to the invention advantageously provides for the said set of tracks of each base card to form a hardware support for a digital bus on which are conveyed, synchronously, data logic signals, address logic signals, as well as monitoring logic signals, with the exclusion of any clock logic signal such as is conventionally present in the digital buses known from the prior art. The absence of any clock signal conveyed on the bus contributes to assisting the electromagnetic immunity of the card conveying the bus, since the presence of numerous rising edges existing in a clock signal, especially at high frequency, is thus avoided. It then becomes possible to use simple means to obtain this immunity. Moreover, by providing a synchronous bus it becomes possible to obtain predetermined cycle times, this offering the advantage of being able to determine the duration of the various processing operations in advance.
Generally, when an exchange of information is envisaged between a so-called "master" electronic card, comprising an input/output port linked to a processing unit such as a processor, and at least one so-called "slave" electronic card, addressable by the processing unit, an address cue comprising a first address indication (for example a certain number of high-order bits of the address) making it possible to locate the slave card on the bus as well as a second address indication (low-order bits) defining an addressing space within the slave card, is associated with every slave card. The process according to the invention advantageously comprises at least write access cycles and read access cycles, in the course of which the following are conveyed in the guise of monitoring logic signals; an access logic signal representative of an access or non-access in read or write mode to the bus, an enabling logic signal allowing in particular enabling of the second address indications, this enabling logic signal being active at the high logic level throughout the duration of write or read access, and a selection logic signal activated by the slave card having recognized its address cue.
The process can furthermore comprise a step of resetting the slave cards, this reset step being performed in the presence of a reset logic signal emitted by the master card.
In order to ensure interoperability of the electronic cards which can be connected on one or more base cards, there is advantageously provision for the process according to the invention to be able to comprise automatic recognition of the electronic cards connected on the digital bus. Thus, this automatic recognition exonerates the user from the conventional manual and mechanical operations consisting in positioning jumpers on the electronic cards connected on the bus so as to contrive their first address indication mechanically.
More precisely, according to one mode of implementation of the process, an identifier representative of a card type chosen from among predefined types is stored in certain at least of the slave cards and provision is made for a step of automatic identification by the master card, of the type of each slave card connected on a base card, as well as a step of automatic assignment by the master card to each identified slave card of its first address indication making it possible to locate it on the bus.
In practice, a slave card intended to be identified automatically is equipped with an internal logic unit able to deliver in series a predetermined number of bits forming the said identifier. After the reset step, this slave card advantageously then sequentially transmits toward the master card the bits of its identifier by using the selection logic signal, and the master card then transmits to the slave card a predetermined number of address bits constituting the said first address indication.
When several slave cards are connected in parallel on one or more base cards, the master card advantageously identifies and addresses the slave cards sequentially in a pre-established order.
According to a preferred mode of implementation of the process according to the invention, each slave card intended to be identified automatically is equipped with an initialization input able to receive an initialization input logic signal, and with an initialization output able to deliver an initialization output logic signal. The initialization input of the first slave card is linked to the master card, and the initialization output of each slave card is linked to the initialization input of the next slave card in the said pre-established order. A card receiving an inactive initialization input logic signal then ignores any cue flowing on the bus. At the termination of the reset step, the initialization output logic signals of all the slave cards are inactive while only the initialization input logic signal of the first slave card is active. At the termination of the identification step and of the address assignment step relating to a current slave card, the initialization output logic signal delivered by this card becomes active then allowing the identification and address assignment of the next slave card.
The process can also comprise a step of transferring information between the master card and a slave card according to a so-called "direct memory access" mode controlled by three logic signals managed by the master card.
For all the modes of implementation of the process which have just been mentioned, it is particularly advantageous to control the clock inputs of the address decoding logic circuits installed on the slave cards directly on the rising edges of the enabling logic signal. Thus, programmable logic circuits with registers can be used directly and it is thus possible to minimize the number of components required on the electronic cards connected on the base cards.
When furthermore provision is made for exchanging information between a master electronic card comprising an input/output port linked to a master processing unit such as a master processor and at least one slave electronic card addressable by the processing unit and linked to a slave processing unit such as a slave processor, the master card can be permitted to send simultaneous requests to several slave cards but to receive a cue originating from only one slave card at a time. The mutual exclusion of the slave cards as regards the sending of their cues to the master card is then advantageously managed within management logic means installed directly on the slave cards.
These management logic means may comprise a programmable logic circuit, the clock input of which is controlled on the falling edge of the enabling logic signal in the presence of predetermined conditions.
The subject of the invention is also a system for connection between electronic cards, comprising at least one base card (or backplane card) comprising a printed circuit possessing a set of tracks for transferring electrical signals, at least two base connectors connected on the said set of tracks and each able removably to receive one of the said electronic cards, signal amplification means connected on the printed circuit, and individual electrical supply means connected on the printed circuit and able to supply the amplification means and the said electronic cards.
According to an advantageous embodiment, the base card comprises more than two base connectors, and preferably four, all connected in parallel on the said set of tracks, the amplification means being arranged between two of the base connectors.
In order to assist with the modularity of the backplane, the base card advantageously furthermore comprises first and second complementary extension connectors connected on the said set of tracks and arranged on either side of the amplification means. The first extension connector of the base card is able to cooperate removably with a second extension connector on another base card while the second extension connector of the base card is able to cooperate removably with a first extension connector of another base card.
According to one embodiment of the invention, the two extension connectors are arranged transversely in the vicinity of two opposite ends of the base card.
The base card preferably comprises at the level of the tracks of the printed circuit groups of transverse rows of connection holes, each group being able to receive pins of a base connector or extension connector. The transverse rows of one and the same group being mutually spaced longitudinally by a distance equal to an integer multiple of a predetermined spacing pitch. Two adjacent rows belonging respectively to two neighboring groups assigned to two base connectors are spaced apart by an integer multiple of the said spacing pitch while two adjacent rows belonging to two neighboring groups respectively assigned to a base connector and to an extension connector are spaced apart by a distance equal to one and a half times the spacing pitch.
Such an arrangement of the connection holes on the base cards makes it possible, on the one hand, to obtain an equidistance between the base connectors of each base card and, on the other hand, an equidistance between all the base connectors of several base cards assembled together by way of their extension connectors.
The printed circuit is a double-faced circuit, the set of tracks, the connectors and the amplification means advantageously being situated exclusively on one of the faces while the other face comprises other so-called "ground" tracks forming a ground plane, this promoting the electromagnetic immunization of the cards.
According to one embodiment of the invention, the amplification means comprise a first bidirectional amplification circuit able to amplify the data signals and a part of the address signals of the bus, and possessing a control input terminal for defining the direction of travel of the signals through this first circuit. The amplification means also comprise a bidirectional programmable logic circuit able to amplify a part of the control signals and an output terminal of which is linked to the control input terminal of the first amplification circuit. The amplification means finally comprise a second amplification circuit functioning in monodirectional mode able to amplify another part of the address signals and the remaining control signals. These three circuits are arranged on the same face of the printed circuit and the programmable logic circuit is arranged between the first bidirectional amplification circuit and the second monodirectional amplification circuit.
This mechanical and logic layout of the amplification means makes it possible both to obtain a double-faced printed circuit on the base cards and on the electronic cards intended to be connected therewith, it being possible for the other face of the printed circuit of these cards to be assigned to a ground plane.
Other advantages and characteristics of the invention will become apparent on examining wholly non-limiting embodiments and modes of implementation of the invention, and the appended drawings in which:
FIG. 1 is a diagrammatic representation of a base card according to the invention,
FIG. 2 is a diagrammatic cross section of the card of FIG. 1,
FIG. 3 diagrammatically illustrates an electronic card intended to be connected on a base card such as that of FIG. 1,
FIG. 4 illustrates the electronic card of FIG. 3 connected on a base card,
FIG. 5 very diagrammatically illustrates the installation of the components and connectors on a base card,
FIG. 6 is a representation of a set of tracks of a printed circuit of a base card,
FIG. 7 very diagrammatically represents the logic interconnections between various components of a base card,
FIG. 8 very diagrammatically illustrates the principle of amplification of a signal flowing from a master card to a slave card, while
FIG. 9 very diagrammatically illustrates the principle of amplification of a signal flowing from a slave card to a master card and
FIG. 10 very diagrammatically illustrates the principle of bidirectional amplification of electrical signals flowing on a base card,
FIG. 11 is a timing diagram of a write access on the bus,
FIG. 12 is a timing diagram of a read access on the bus,
FIG. 13 is a timing diagram of a phase of resetting the electronic cards,
FIG. 14 is a simplified flowchart of an automatic recognition of cards connected on the bus,
FIG. 15 is a timing diagram relating to such an automatic recognition of cards,
FIGS. 16 and 17 illustrate two modes of transferring data of the "direct memory access" type, and
FIG. 18 very diagrammatically illustrates a programmable logic circuit arranged on a slave electronic card allowing management of the mutual exclusion of the slave cards in a master cards/slave cards dialog.
As illustrated in FIGS. 1 and 2, the reference CB denotes in general a base card, or backplane card, on which it will be possible to connect electronic cards (also dubbed "interface cards" in the subsequent text) which are able to exchange digital information.
The connection system SCX here comprises a package BT having dimensions of the order of 110 mm wide, 124 mm high and 32 mm thick and housing an electronic base card. This base card CB here comprises four base connectors CO2-CO5 which emerge on the front face of the package BT via four slots made in this front face.
The base card CB also comprises a first extension connector CO1, which here is a male connector, and at its other end, a second extension connector CO6, which here is a female connector. The two bent complementary extension connectors also emerge outside the package BT.
While the base connectors CO2-CO5 are intended to receive complementary connectors CN (FIG. 3) of an interface card CEL housed in a package BTL, the extension connectors CO1 or CO6 are intended to interconnect several base cards together so as to constitute a backplane of adjustable length.
The package BT of the connection system SCX also incorporates supply means (not represented for the sake of simplification) individual to the base card CB and intended in particular for supplying amplification means directly arranged on this base card. These supply means are moreover dimensioned in such a way as to be able to supply all the interface cards (here four) liable to be connected in parallel on the base card.
This supply can be of the chopped regulator type, delivering a regulated supply voltage of 5 volts DC from, in the example described here, an input voltage of 24 volts DC available at the pads PL4 and PL5 of the package.
In addition to a housing FS containing a fuse for this supply, the package moreover comprises ground tap pads PL3.
The package BT moreover comprises a notch FX for fixing on rails arranged in racks.
The packages BTL of the interface cards CEL intended to be connected on the base connectors of the base card, furthermore comprise pads PL1 and PL2 able to cooperate removably with slots FF1 and FF2 made on either side of a base connector in the package BT, so as to allow mechanical fixing of the package BTL on the package BT as illustrated in FIG. 4.
Finally, the package BTL comprises luminous indication means, such as light-emitting diodes, allowing monitoring of the activation of the functions of these interface cards, as well as input/output connectors (not represented in FIGS. 3 and 4 for the sake of simplification).
In FIG. 5, which represents the "components side" face of the base card CB proper, the length of which is of the order of 109 mm and the overall width of which is of the order of 61 mm, the installation of the various components and connectors of this card has been represented very diagrammatically.
Between two base connectors, namely the connector CO2 and CO3, are arranged the amplification means of the card which here are composed essentially of a first bidirectional amplification circuit U1 able to amplify, as will be seen in greater detail below, the data signals and a part of the address signals of the digital bus conveyed on the base card, of a bidirectional programmable logic circuit U2 able to amplify a part of the bus monitoring signals, and of a second amplification circuit operating in monodirectional mode U3 able to amplify in an upstream to downstream or master to slave direction another part of the address signals the the remaining signals for monitoring the bus.
With these three circuits U1-U3 are associated three decoupling capacitors C1, C2 and C3. There are moreover provided four high-impedance resistors, three of which, references R1 to R3, are arranged between the two connectors C2 [sic] and CO3, and the fourth of which, referenced R4, is arranged in the vicinity of the connector CO5.
A clipping capacitor C4, the function of which will be specified in greater detail below, and a capacitor C5 forming an energy reservoir, are also provided on this card.
Finally, the references CNA1 and CNA2 denote the connectors of the supply means.
FIG. 6 illustrates one of the faces of the double-faced printed circuit CI of a base card.
This face is the one which features the set of so-called "useful" tracks PST linking together the various components and the connectors and conveying the electrical signals of the bus. Moreover, also featured on this face are the components U1, U2, U3 which are in this instance surface-mounted components (SMC components) as well as the resistors and capacitors described above.
The printed circuit CI comprises at the level of the two longitudinal edges of the card, two wide tracks AGA commonly referred to as guard rings by the person skilled in the art, and whose role is to assist with the electromagnetic immunization of the card.
Apart from these two guard rings, two 5-volt supply tracks referenced PSA1 and PSA2 respectively, are provided.
Moreover, the base card comprises, at the level of the tracks of the printed circuit, groups of transverse rows of connection holes, each group being able to receive the pins of the extension connectors CO1 or CO6, or of the base connectors CO2-CO5, which are therefore all connected in parallel.
Each base connector is a connector with 48 pins distributed in three lines LA, LB, LC of 16 pins. In the text below, for each base connector, the reference CAi, i varying from 1 to 16, denotes the pin of a base connector situated on the line LA and having the number i, while the references CBi and CCi denote the counterpart pins situated on the lines LB and LC respectively. Furthermore, for the sake of simplification, these same references will for a given base connector denote the corresponding connection holes on the printed circuit.
As may be seen in FIG. 6, all the connection holes CBi, except the connection holes CB5 and CB16 of a base connector, are not linked to any track situated on the depicted face of the printed circuit, but are only metalized interconnection holes emerging on the other face on which they are all connected to a grounded metalized plane.
Likewise, certain connection holes, which, in FIG. 6 are not linked to any track, are also metalized interconnection holes passing through the printed circuit and linked to the ground plane situated on the other face. Such for example is the case for the hole CI5 receiving one of the pins of the capacitor C5.
At the ends of the card are provided two groups of interconnection holes for the pins of the bent extension connectors CO1 and CO6.
The transverse rows of one and the same group of interconnection holes assigned to a base connector are spaced apart by a predetermined spacing pitch p here taken equal to 2.54 mm. The same goes for the two transverse rows of the group of interconnection holes of the connector CO1.
Conversely, the two transverse rows of the group of interconnection holes assigned to the extension connector CO6 are spaced apart by a distance equal to three times this spacing pitch p.
Furthermore, while the distance separating two adjacent rows (for example the rows LC and LA) belonging respectively to two neighboring groups assigned to two base connectors (for example the connectors CO2 and CO3) are spaced apart by a distance equal to eleven times the spacing pitch, the distance d1 separating the two adjacent rows belonging to the connectors CO1 and CO2, or the two adjacent rows belonging to the connectors CO5 and CO6, is taken equal to one and a half times the spacing pitch p. Thus, by using in particular 48-pin half-format connectors known by the label 41612-C for the base connectors and HE13 connectors from the company AMP for the extension connectors, an equidistance is obtained for the interface cards CEL connected on a base card, and also an equidistance between all the interface cards connected on several interconnected base cards. By way of example, the gap between these interface cards CEL is 1.1 inches.
As may be observed, the digital bus supported in a hardware manner by this set of tracks has a very large proportion of supply and ground lines (14 grounds and 6 supplies for a total of 48 pins per base connector, this representing 42% of the pins of the connector). This, together with the fact that the set of useful tracks and the set of components (apart from the supply) is situated on a single face of the printed circuit, whereas the other face is assigned to a ground plane, assists with good electromagnetic immunization of the bus.
Moreover, the fact that the circuit U2 has been placed between the circuits U1 and U3 has made it possible to obtain this particular double-faced characteristic of the printed circuit, and also to obtain this same characteristic on the interface cards connected on the base card.
It is now assumed, while referring more particularly to FIG. 7, that two interface cards intended for exchanging digital information by way of a digital bus flowing on the set of tracks of the printed circuit, are connected respectively on the connectors CO2 and CO3 of the base card.
It will be considered below that the interface card connected on the connector CO2 is a master interface card and is linked to a processing unit such as a processor, it being possible for the latter to be installed directly on the interface card itself or else be linked by wiring thereto. Likewise, the interface card connected on the connector CO3 will be denoted by the term slave card. By analogy, in relation to the amplification means arranged between these two connectors, the upstream side will be the side corresponding to the connector CO2, whereas the downstream side will be the side corresponding to the connector CO3.
In general, the digital bus according to the invention possesses:
eight address/data multiplexed lines conveying the signals AD0-AD7,
four address lines conveying the high-order bits represented by the signals A8-A11,
nine bus monitoring lines, conveying the monitoring signals LAS, /BAE, /BSEL, /RD, /WR, /RESET, /IOE, /SIN, /SOUT.
three lines for monitoring transfer according to the direct memory access mode (DMA mode), conveying the monitoring signals /DACK, /DONE, /DREQ,
two serial bus lines conveying the signals RxD, TxD,
two interrupt lines conveying the interrupt signals /INT1, /INT2,
twenty general ground and supply lines.
A brief definition of the these various signals conveyed on the bus will now be given, at least some of them being explained in greater detail below.
The signal /SIN is an initialization input logic signal which is enabled at the low logic level and which indicates that a current interface card upstream on the digital bus has been recognized in the automatic card recognition phase. It is assigned to the pin CA15 of a connector.
The signal /SOUT is an initialization output logic signal, enabled at the low level, assigned to the pin CC15 of the connector and which indicates to an interface card connected downstream on the digital bus that the interface card which issues this signal /SOUT has been recognized.
The signal RxD is a signal serving for the serial exchanges between master cards and slave cards all linked to processors. This signal is sent to the master processor card by the selected slave processor card. This signal is unidirectional from downstream to upstream and is assigned to the pin CA14 of the connector.
The signal TxD serves also in the serial exchanges between such cards. This signal is sent by the master processor card, it is unidirectional from downstream to upstream, and assigned to the pin CC14 of the connector.
The logic signal LAS is an enabling logic signal which serves in particular to control, at the start of the bus cycle, the register for storing the addresses A0-A7, a register situated on the interface cards CEL. This logic signal is active at the high level and the rising edge of this signal manifests the sampling of the low-order addresses A0-A7. It is assigned to the pin CA13 of the connector.
The signals A8, A9 and A10 are address signals conveying respectively the high-order address bits No. 8, 9 and 10 during access on the bus. These signals are positioned by the master card, and are assigned to the pins CC13, CA12 and CC12 respectively of the connector.
The signal /RESET is a so-called reset monitoring signal which is set by the master card. It is enabled at the low level and indicates in particular that an automatic card recognition step will take place after the reset step. It is assigned to the pin CA11.
The signal /WR is a monitoring signal set by the master card. It specifies the write mode during write access on the bus and is enabled at the low level. It is assigned to the pin CC11 of the connector.
The signal /IOE is a monitoring signal set by the master card during an access within the input/output space of the processor. It is active at the low level and signals that the access in progress on the digital bus complies with PC (Personal Computer) compatible peripheral accesses. It is assigned to the pin CA10 of the connector.
The signal /BAE is an access control logic signal set by the master card. It indicates that a bus access is in progress and is enabled at the low level. It is assigned to the pin CC10 of the connector.
The signal /DREQ is a signal set by an interface card connected on a base card and operating in DMA mode. It is active at the low level and conveys a DMA request for transfer to the master card. It is assigned to the pin CA9 of the connector.
The signal /DONE is a bidirectional signal set by the master card or by the slave card having made the DMA requests for transfer so as to notify the termination of the transfer. This signal is enabled at the low level and is assigned to the pin CC9 of the connector.
The signal A11 conveys the high-order bit No. 11 of an address cue during access on the digital bus. This signal is set by the master card and is assigned to the pin CA8 of the connector.
The signal /DACK is set by the master card and is active at the low level. It specifies that the access in progress on the digital bus is a DMA type access. It is assigned to the pin CC8 of the connector.
The signal /BSEL is a selection logic signal set by the interface card CEL having recognized its address cue. Moreover, this signal is enabled at the low level when the selected card has been automatically recognized by the master card. Furthermore, in this automatic recognition phase, this signal conveys the type of the card. This signal is assigned to the pin CA7 of the connector.
The signal /RD is a monitoring signal set by the master card which specifies the read mode during an access on the digital bus. This signal is enabled at the low level and is assigned to the pin CC7 of the connector.
Signals /INT2 and /INT1 are two signals respectively conveying interrupt requests to the master card. They are enabled at the low level and assigned respectively to the pins CA6 and CC6 of the connector.
The signals AD1, AD0, AD3, AD2, AD5, AD4, AD7 and AD6 are bidirectional signals conveying in multiplexed mode the corresponding low-order address bits Ai and the data bits Di. They are respectively assigned to the pins CA4, CC4, CA3, CC3, CA2, CC2, CA1 and CC1 of the connector.
The pins CA5, CB5, CC5, CA16, CB16 and CC16 of the connector are all linked to the 5-volt supply which provides a regulated voltage of between 4.8 and 5 volts DC.
Finally, the pins CB1-CB4 and CB6-CB15. of the connector are linked to the ground plane.
In the example illustrated in FIG. 7, the components U1 and U3 incorporate bidirectional amplification barriers. It is for example possible to use the components marketed by the company SGS-THOMSON under the reference M 74 HCT 245.
As regards the component U3, the control input DIR of this component is linked to ground, thus setting the amplification barrier in the upstream to downstream direction.
By contrast, the component U1 has its control input DIR linked to an output of the component U2. It is therefore bidirectional as a function of the value of the signal received on its direction control input DIR.
The person skilled in the art will be able to refer to FIG. 7 to ascertain the particular pinout of these components U1 and U3.
As regards the logic signal LAS, the track conveying it is linked to ground by way of the clipping capacitor C4, of for example 100 pF, making it possible to clip this signal LAS.
The component U2 is a programmable logic circuit, for example the one marketed by the company AMD under the reference PALCE 16V8.
The person skilled in the art may also refer to FIG. 7 to ascertain in greater detail the pinout of this component. The high-impedance resistors R1, R2, R3 and R4 are respectively associated with the logic signals /INT2, /INT1, /BSEL and /DREQ. For this circuit, the logic equations between the input and output signals are equalities with the exception of the one relating to the output signal from pin 19 which is the product /BSELx/RD and from pin 14 which is the complement of the signal A11.
Only four signals of the bus are not amplified, namely the signals /IOE, /DONE, TxD and RxD. This is because these signals are in general reserved for cards equipped with a processor which are rarely very numerous within the same configuration. Furthermore, the signals /SOUT and /SIN need not be amplified since they pass only from an interface card CEL to the immediately neighboring interface card CEL.
Furthermore, the fact that these signals are not amplified makes it possible to install the useful tracks PST on a single face of the printed circuit.
Represented in FIGS. 8 to 10 are the principles of monodirectional and bidirectional amplification corresponding to their hardware embodiment within amplification means of the base card.
Thus, the amplifiers BF1 for the monodirectional signals going from upstream (connector CO2) to downstream (connector CO3) are always active (FIG. 8). The amplifiers BF2 for the monodirectional signals going from downstream (connector CO3) to upstream (connector CO2) are conditioned by the state of these downstream signals (FIG. 9). When the downstream signal is inactive, the upstream output remains in three states.
Among the amplified bidirectional signals may be found the signals AD0-AD7. The information is conveyed upstream exclusively during a read cycle on condition that the data are sent by an interface card placed downstream (selection logic signal /BSEL of the interface card in the low state). Otherwise, the amplification barrier is automatically activated downstream (FIG. 10). Specifically, an OR logic gate is provided, the two inputs of which respectively receive the signals /RD and /BSEL and the output of which is linked to the control input DIR of the circuit U1.
The various types of access on the digital bus according to the invention will now be described in greater detail while referring more particularly to FIGS. 11 et seq.
Every exchange of digital information on the bus according to the invention is synchronous. Therefore, every exchange is clocked with the aid of a virtual clock signal SYSC, which is however not present on the digital bus since the latter is devoid of any clock signal. Nevertheless, this virtual signal serves as system clock to ensure the time sequencing of the signals generated by the master cards and the slave cards. This is why this signal SYSC, which is not dispatched over the digital bus, is nevertheless presented in the timing diagrams illustrated in FIGS. 11, 12 and 13, and which are respectively representative of the write read and reset cycles.
The maximum frequency of this virtual clock is 25 MHz and, in a general manner, any access of write or read type on the digital bus lasts seven clock periods.
In conjunction with FIG. 11 which illustrates the timing diagram for a write access on the digital bus, Table 1 below mentions numerical values for the various time intervals of this access which are tagged in FIG. 11 by numerals surrounded by a circle.
tcyc: period of SYSC (1 Hz
to 25 MHz)
Global duration of a
cycle = 7 � tcyc
LAS enabled = 6 � tcyc
Addresses enabled before
tcyc − 20
edge on LAS
Addresses held after edge on
tcyc − 15
Data enabled after /WR active
2 � tcyc + 30
Data held after /WR inactive
Data enabled before /Wr
2 � tcyc
5 � tcyc − 25
/BSEL active after edge on
/BSEL held after LAS
/WR active after edge on LAS
tcyc − 30
tcyc + 30
/WR held active
4.5 � tcyc
5.5 � tcyc
/WR inactive before LAS
0.5 � tcyc
Likewise, in conjunction with FIG. 12 which illustrates the timing diagram for a read access on the digital bus, Table 2 below mentions numerical values for the time intervals tagged by a numeral surrounded by a circle in FIG. 12.
tcyc: Period of SYSC (1
Hz to 25 MHz)
Global duration of a
cycle = 7 � tcyc
LAS enabled = 6 � tcyc
Addresses enabled before
tcyc − 20
edge on LAS
Addresses held after edge on
tcyc − 15
Data enabled after /RD active
3 � tcyc + 30
Data held after /RD inactive
Data enabled before /RD
2 � tcyc
5 � tcyc − 25
/BSEL active after edge on
/BSEL held after LAS
/RD active after edge on LAS
tcyc − 30
tcyc + 30
/RD held active
4.5 � tcyc
5.5 � tcyc
/RD inactive before LAS
0.5 � tcyc
As regards write and read accesses, the enabling logic signal LAS makes it possible in particular to optimize the address decoding circuits arranged on the interface cards. Furthermore, it has two complementary functions. On the one hand, it enables the low-order addresses A0-A7, and on the other hand, it serves as general enable for write or read access, since it remains enabled up to the end of the access.
The rising edge of the signal LAS indicates the stability of the addresses A0-A7. This edge serves equally well as clock with D-type flip-flops as for programmable logic circuits with registers for implementing address decoding circuits. As compared with a signal ALE of the prior art and defined in the bus 8051 of the company INTEL, where the demultiplexing of the low-order addresses is carried out on the falling edge of the signal ALE with the aid of a latching function, the signal LAS of the bus according to the invention offers the same functionality, but, since the clock inputs of the address decoding logic circuits installed on the slave interface cards are controlled directly on the rising edges of this enabling logic signal, it allows the direct use of programmable logic circuits with registers and makes it possible to minimize the number of components required on the interface cards.
Furthermore, the second characteristic of this enabling logic signal LAS is to serve as general reference for the access cycles on the bus. This is because it remains at the high level during the exchange of data and may thus be employed as clock for conventional components installed on the interface cards, for example conventional components marketed by the company MOTOROLA.
The access logic signal /BAE which indicates, when it is at the low level, that a read or write bus access is in progress, is enabled throughout the access cycle. Any interface card placed on the bus can therefore ascertain whether an access is taking place thereon. Moreover, all the other access monitoring signals, namely the signals /RD, /WR and LAS generated by the master card, are enabled only when the signal /BAE is at the low level.
FIG. 13, in conjunction with Table 3 below, illustrates the step for resetting the slave interface cards connected on the bus.
tcyc: period of SYSC (1 Hz to 25 MHz)
/RESET enabled
10 � tcyc
Edge on LAS after /RESET enabled
6 � tcyc
/LAS enabled
6 � tcyc
/SOUT inactive after the edge on LAS
The signal LAS prompts a reset of the interface cards whenever the signal /RESET is at the low level at the time of the rising edge of the signal LAS. In particular, this reset step has the effect of causing the signals /SOUT of each interface card connected on the digital bus to go to the high level.
Such a card reset step will be used for the dynamic interface card recognition stage which will now be described, more especially in conjunction with FIGS. 14 and 15.
Such a dynamic recognition phase offers two main advantages. On the one hand, it simplifies the task of the users, and on the other hand, it increases the security of industrial applications.
This is because such an automatic card recognition phase increases the reliability of the systems insofar as any software can verify the presence of the cards which it needs and act knowledgeably. The users are no longer constrained to use mechanical jumpers for mechanically assigning their first address indications to the cards. As far as designers are concerned, with this dynamic recognition phase they have available a powerful tool which is simple to implement and adaptable to any type of processor and which considerably reduces the necessary indications contained in the user manuals.
To allow this automatic recognition phase, an identifier representative of a card type chosen from among the predefined types is stored in the slave interface cards. Among the possible types mention may be made of four-relay logic cards, logic cards with eight all-or-nothing outputs, logic cards with eight all-or-nothing inputs, analog cards with two outputs, 12 bits or more, analog cards with eight inputs, 12 bits or more, etc.
This automatic recognition phase comprises a step of automatic identification by the master card, of the type of each slave card connected on a base card (step 142, FIG. 14), then a step of automatic assignment by the master card, to each identified slave card, of its first address indication, making it possible to locate it on the bus (step 143).
These two steps start after a reset step 140, as described hereinabove.
When the invention provides for such an automatic recognition stage for interface cards, the latter are entirely standard, that is to say on powering-up, all the cards present on the bus are not yet itemized as regards their installation address. They are therefore potentially all accessible at the same time.
Discrimination of these not yet recognized cards is effected with the aid of the two logic signals /SIN and /SOUT. The role of these signals is to guarantee access to a single interface card at a time and thus to resolve the mutual exclusion of the cards present on the bus during the phases of identification and assignment of addresses.
Thus, each interface card intended to be identified automatically possesses an initialization input able to receive the initialization input logic signal /SIN and an initialization output able to deliver the initialization output logic signal /SOUT. In principle, any interface card not yet identified places its initialization output at the high level. When it has been identified and when it has received a first address indication (high-order bits), every interface card places its initialization output at the low level.
Additionally, any interface card which receives a signal at the high level on its initialization input does not react to the bus accesses performed by the master card. When its initialization input is at the low level, the interface card then takes into account the state of the signals present on the bus and reacts to the access requests of the master card.
On the bus, the signals /SIN and /SOUT are chained together. Thus, stated otherwise, the initialization output of an interface card is linked to the initialization input of the interface card placed to its right on the bus.
After the reset step 140, all the outputs /SOUT of the interface cards are at the high level. Only the interface card placed beside the master card has its input /SIN at the low level. It is therefore the only one capable of reacting to a bus access. It will therefore be possible for it to be accessed by the master card. When the latter has acquired this interface card's type, it assigns it a first address indication, which will have the effect of causing its output /SOUT to go to the low level so as to access the next interface card.
This succession of steps is illustrated in the flowchart of FIG. 14, in which the succession of automatic recognitions of cards is represented by the integer K varying in the example described from 0 to 16 since the first address indication of a card is represented by the four high-order bits A8-A11.
Any interface card capable of being identified automatically possesses an internal logic circuit capable of providing, in series, a number of bits (here 6) constituting the identifier of the type of card.
Thus, as illustrated more particularly in the timing diagram of FIG. 15, the type of card is identified by the master card by means of a series of six bus accesses in the course of which bits No. 5, 4, 3, 2, 1 and 0 forming the identifier are respectively transmitted using the track assigned to the selection logic signal /BSEL.
In the example illustrated in FIG. 15, the card type has as hexadecimal value 26.
In the course of the seventh access, the master card transmits the three high-order bits A8, A9 and A10 to the interface card. Bit A11 is not transmitted by the processor, since it results here directly from the hardware architecture of the card, and especially from the location of the programmable logic circuit U2 with respect to the base connectors. This is because, since bit A11 is inverted by the logic circuit U2, all the cards situated between two logic circuits U2 of two interconnected base cards have the same value for the bit A11. Conversely, the four previous cards or the four following cards have their bit A11 inverted.
When the interface card has received its first address indication @, its output /SOUT goes to the low level in the course of the seventh access, allowing automatic recognition of the next card.
Modes of transfer between master cards and slave interface cards of the direct memory access type (DMA) will now be described in greater detail while referring more particularly to FIGS. 16 and 17. Such a transfer is for example used in the field of communications but also in that of the processing of digitized data.
Such a transfer of the direct memory access type is entirely known to the person skilled in the art and amounts to transfers of packets of bits, for example bytes, between the slave interface cards and the master interface card. Having regard to the access times on the digital bus according to the invention, the frequency of the DMA transfers on this bus makes it possible to guarantee a transfer rate of 3.5 Mbytes/second. Thus, the digital bus according to the invention is a high-performance solution which allows large transfers for very low costs.
The solution adopted is based on the three signals /DREQ, /DACK and /DONE which are managed directly by the master interface card. These signals are very conventional signals, well known to the person skilled in the art, and numerous 8, 16 or 32-bit processors equipped with DMA channels manage them directly.
Any DMA exchange on the digital bus according to the invention allows transfer by bytes between the interface cards. This exchange is synchronized by the interface card.
Two modes are possible, mainly the interlaced mode (or steal mode) and the blocked mode (or burst mode), and are illustrated respectively in FIGS. 16 and 17, in which the reference CPU designates the processor of the master card. It should be noted that the best transfer rate will be obtained in blocked mode.
The logic signal /DREQ is set to the low level by the slave interface card so as to make a request for DMA transfer to the master interface card. This signal may have two different profiles depending on the mode of transfer used. In interlaced mode, the signal /DREQ goes back to the low level for each byte to be transferred. In blocked mode, the signal /DREQ is held at the low level during the transfer of all the bytes.
The signal /DACK is set to the low level by the master interface card in the course of a DMA transfer. It indicates that the exchange in progress is monitored directly by the DMA channel and that it corresponds to a request made on the line conveying the signal /DREQ. As may be seen in FIGS. 16 and 17, the signal /DACK goes back to the low level with each change of bytes in the interlaced mode as in the blocked mode.
Finally, the signal /DONE is a bidirectional signal which marks the end of a DMA exchange. It is set equally well by the master card as by the slave card. The first partner in the transfer which considers that the exchange has terminated, warns his opposite party by causing this signal to go to the low level.
A mode of implementation of the process according to the invention, allowing exchanges of information between interface cards which are all linked to processors, or comprising such processors, will now be described in greater detail while referring more particularly to FIG. 18.
From a general point of view, the master interface card is permitted to send simultaneous requests to several slave interface cards but to receive information originating from only a single slave card at a time. Stated otherwise, all the slaves can listen to the master, but a single slave can dispatch a master cue.
The invention makes provision to manage the mutual exclusion of the slave cards directly at the level of management logic means DCD installed on the slave cards.
For this purpose, use will for example be made of a programmable logic circuit such as the one marketed by the company AMD under the reference PALCE 20V8;
This programmable logic circuit is programmed in accordance with the equations below, in which a signal not preceded by a / is inverted with respect to the same signal preceded by the /, and vice versa:
QSEL : = /ADi
/QA*/QB*/QC ; bit 5 = 0
+ /QA*QB*/QC ; bit 4 = 0
+ QA*/QB*QC ; bit 0 = 0
In these equations, the signal TRST is a conventional internal signal for programmable logic circuits, which is well known to the person skilled in the art, and is used for controlling three states of an output.
The clock of the circuit DCD is controlled directly by one output of this circuit carrying out a combinatory function of the inputs. The logic flip-flops of this logic circuit are therefore updated only if certain conditions are fulfilled.
This mode of operation is imposed by the necessity for the mutual exclusion of the slave processors. This is because if the identification of the slave cards repeats the principles described hereinabove for the other interface cards, it is necessary to be able to store, in a flip-flop of the logic circuit DCD, the fact that the slave processor of the card is permitted to send the information to the master processor. This storage must be held in the logic circuit DCD as long as the slave interface card remains permitted to send. It is not therefore possible to control the clock CLCK of the circuit with the aid of the signal LAS since, otherwise, with each access on the bus by the master, the state of this flip-flop will be recalculated and therefore modified.
Accordingly, according to the invention, the clock of the logic circuit DCD is controlled on the falling edge of the signal LAS under certain conditions. Therefore, it is at the end of a bus cycle that the flip-flops of the circuit DCD are updated. The clock is controlled at the end of each access during the automatic recognition phase, then only when the card recognizes its address. The flip-flop of the logic circuit, which flip-flop is dedicated to the authorization of sending, then stores the state of the signal ADi at the end of the cycle which must be a write cycle.
The output logic signals from the circuit DCD, which are referenced QA, QB, QC, may serve as serial addresses for the slave processor. They may also be used to confirm that a card has not been recognized automatically, in particular by using the configuration 111 for these three logic signals.
The logic signal /SOUT confirms, when its output is at 1, that the card has not been recognized automatically.
The logic circuit QSEL stores the state of the signal ADi upon a write access on the card. This signal is active at the low level and then indicates that the slave processor can send a message to the master. It also confirms that the output RxD to the base card is no longer in three states.
The slave processor must therefore carry out acquisition of the signal QSEL in order to ascertain whether it is possible for it to dispatch a message to the master.
Several solutions can be envisaged in this regard.
Either the slave listens to all the messages, even those which are not intended for it. It must then carry out a sorting operation and scan the line QSEL to communicate with the master.
Or the slave disables reception so long as the signal QSEL is not at the low level. It is therefore not disturbed by the messages which are not intended for it. The passing of the signal QSEL to the low state may serve as interrupt for the slave processor.
In all cases, the master retains the possibility of dispatching a message in parallel to all the slave processors by causing all the outputs QSEL to go to the low state.
In the form in which it has just been described, the connection system according to the invention therefore has an extendible modular backplane with a single supply voltage (+5 volts). It serves as hardware support for a digital bus compatible with the majority of 8, 16 and 32-bit microprocessors, and offers a wide place [sic] of operating frequencies of up to 25 MHz. The connection system according to the invention furthermore makes it possible to construct double-faced interface cards, it being possible for the soldering face of these cards to be assigned exclusively to a ground plane, this being especially useful in order to comply with the electromagnetic immunity standards while obtaining a very low card cost.
In the embodiment just described, various modes of implementation of the process were alluded to which provided for read/write accesses, phases of reset, automatic recognition of cards and exchange between master and slave processors. Of course, all these modes of implementation are mutually independent. Stated otherwise, it is possible to provide solely read/write access cycles, possibly accompanied by reset phases. It is also possible to provide for automatic card recognition phases without necessarily using or providing for DMA exchanges and/or exchanges between master and slave processors. Likewise, it is possible to provide for the possibility of performing DMA exchanges and/or exchanges between master and slave processors without necessarily using automatic recognition of card types. In this case, the addresses will have to be contrived on the interface cards according to the conventional prior art providing for mechanical jumpers.
|Cited Patent
|Filing date
|Publication date
|Sep 27, 1976
|Sep 20, 1977
|Honeywell Information Systems, Inc.
|Synchronization technique for data transfers over an asynchronous common bus network coupling data processing apparatus
|Feb 7, 1986
|Oct 6, 1987
|National Semiconductor Corporation
|Active bus backplane
|Citing Patent
|Filing date
|Publication date
|Jul 27, 2010
|Alcatel Lucent
|Simple identification of low-level signals between circuit cards
|Jun 29, 2004
|Dec 29, 2005
|Narayanan Raja P
|Automated marketplace presentation and purchasing service for a data computing device
|Apr 1, 2008
|Oct 1, 2009
|Alcatel Lucent
|Simple noise tolerant card to card signalling for hot insertable/removable electrical circuits
|U.S. Classification
|710/61, 710/301
|International Classification
|Cooperative Classification
|European Classification
|Jun 3, 1999
Owner name: SOCIETE D APPLICATIONS INDUSTRIELLES DES MICROPROC
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:POUJOULAT, MARC;POUJOULAT, GUY HENRI;REEL/FRAME:010077/0429
Effective date: 19990506
|Sep 20, 2006
|Maintenance fee reminder mailed
|Mar 4, 2007
|Lapse for failure to pay maintenance fees
|May 1, 2007
|Expired due to failure to pay maintenance fee
Effective date: 20070304


text:
Join Date: Jan 2006
Location: on the hill
Posts: 760
Mentioned: 0 Post(s)
Tagged: 0 Thread(s)
Quoted: 0 Post(s)
|Thread Tools
Originally Posted by EcoMama7
It's never too late! Congrats on your 3rd baby!
"A computer once beat me at chess, but it was no match for me at kick boxing." ~ Emo Philips
Me, DH, DS1, DS2, November 2012 , July 2013 , March 2014
Waiting on my SunshineBaby
Cindy + DH Paul = DS1 (4/26/06), DS2 (11/30/07), DD (12/20/10) & surprise 4th edition coming in April 2014.
Bradley Method Natural Childbirth Educator, Doula, and Breastfeeding Counselor
Mama to Butterfly, B(ee), Bug, and Laniecakes
|Thread Tools
Show Printable Version Show Printable Version
Email this Page Email this Page
|Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts
BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off
Online Users: 7,975
|18 members and 7,957 guests
|Ajbaby , Aprell24 , bluefaery , Incubator , IsaFrench , katelove , LiLStar , Linda on the move , mckittre , robertat , rubelin , sarafl , shantimama
|Most users ever online was 449,755, 06-25-2014 at 12:21 PM.