text:
Dr. Robert Wolf MD Patient Reviews
- Plastic Surgery Camp Hill, PA
Overall Rating
39 Patient Reviews
- Friendly Staff
- Promptness
- Appropriate Followup
- Spends Time With Patients
- Bedside Manner
- Fair and Accurate Diagnosis
- Easy Appointments
- Wait Time 13.1 minutes
Showing 1 - 12 reviews
5.0 of 5
October 18th, 2016
Great experience
I am very happy with my eyes after removing all that excess skin from the lids. He never stopped tweaking no matter how many visits it took to make me happy with the results.
5.0 of 5
September 1st, 2016
Great Experience
There was nothing I disliked. His staff are great, very accommodating & personable. Dr. Wolfe is an amazing surgeon. I can not say enough good things about him. His whole business is a class act. I did not try WatersEDGE services. I had a breast reduction.
5.0 of 5
April 19th, 2016
Grateful for Dr. Wolf and the staff at Watersedge!
The absolute best plastic surgeon in the area. Dr. Wolf treats every patient as if they are his only patient, which is a rarity. He is extremely personable and makes it known to you that you can call him personally with questions or concerns at any time, no matter how small or big the concern is. Dr. Wolf and his staff create a very comforting environment for every patient that walks through the door. The atmosphere at Watersedge is very serene and uplifting; especially the waterfall. Also, in the lobby refreshments are made available such as coffee and water, which you don't usually find in most doctors offices. In addition to meeting with Dr. Wolf, I have had everything done from microdermabrasion facials, laser hair removal, laser acne and pigmentation treatments, and even lip fillers. Stephanie Harshbarger and each of the aestheticians are also superb at what they do. Additionally, as a skincare enthusiast, it excites me that Watersedge sells Jane Iredale & Skinceuticals products as well as their own line of Watersedge skincare products. I would not willingly go anywhere else and I have and always will recommend my family and friends to Watersedge!
3.0 of 5
June 22nd, 2015
Wonderful! Dr. Wolf and his staff will do anything to accommodate me.
3.7 of 5
February 12th, 2015
Dr. Wolf is kind and compassionate. Took time to explain my procedure. Stephanie is awesome.
5.0 of 5
February 14th, 2014
Great Doctor
Dr. Wolfe is an excellent surgeon. He took the time to explain the procedure in detail and answer any questions I had. His bedside manner is great and his sense of humor helped to reduce my anxiety. I would highly recommend him to others and am pleased with the care I received.
1.0 of 5
September 16th, 2013
I couldn't get past the receptionist!
I called to ask if Dr. Wolf did an actual Platysmaplasty , cutting of the actual neck muscles, or does he just do MACS lifts or mini-lifts. What I have is hereditary and others in my family had to have the more extensive surgery. She said she didn't know, I would have to make an appt. for a consultation with him. I asked if there was a fee for the consult. She said $100. I said why would I pay $100 for a consult if I'm not sure Dr. Wolf even does a Platysmaplasty? She basically said she didn't know. Her name was Jill. Maybe by the time you read this she won't be working there. I hope not--she's bad for business.
Was this review helpful? Yesttcqeayetrwczwezdueawsrsbdyr No
1.0 of 5
February 16th, 2012
Revision required.
This doctor didn't have the decency to refer me to someone who could do the work that he did not have the knowledge/skill to do.
5.0 of 5
January 10th, 2010
dr wolfe is the most caring doctor i know.i would reccomend him to anyone. would trust him completely.would never think of another dr doing any procedecures on me other than dr wolfe.i have had previous surgeries by him and would rate him very highly. u cant help but love him as he is very caring and wont do any procedures that he feels arent necessary. highly recommended
5.0 of 5
June 2nd, 2008
Dr Wolf is the best
I wouldn't even consider any other Doctor. Bedside manner is awesome and his kindness and personality is excellent
5.0 of 5
May 30th, 2017
5.0 of 5
February 2nd, 2017
Health Guides
Metastatic Melanoma
The facts about metastatic melanoma, a serious skin cancer, including signs, symptoms & what happens to the body in each stage of cancer.
more health guides
Nearby Doctors
Dr. Robert Wolf, MD is similar to these 3 Doctors near Camp Hill, PA.
Camp Hill, PA
Camp Hill, PA
Camp Hill, PA


text:
What Cake Recipe Will Hold Together When Wet?
Decorating By Echooo3 Updated 29 Mar 2010 , 9:44pm by AnotherCreation
I don't know which forum to post this in but I want to soak a cake that won't fall apart after it is soaked.
Should I use a geniose style cake?
Any help would be greatly appreciated.
A sponge would probably hold together. Why not make a trial run? You can make 1/2 recipes and soak them. You can put liquid on most of the firmer cakes, but not really "soak" them. What are you trying to accomplish? If a cake is really wet it won't hold icing of any kind. Just curious.
lapazlady, I am going to pour sweentened condensed milk over it and ice it with whipped cream.
I have never made one but how about looking up a receipe for a Tres Leches cake. The receipes for them call for several "milks" poured on top of the cooled cake. hth

subset: commoncrawl


text:
Norse Mythology. Intro to Myth. Background. "Norse" refers to Danes, Norwegians, Swedes (a.k.a. "Vikings") The Viking Age was 780-1070 A.D. Vikings spread from Scandinavia to Iceland, Greenland, Ireland, Scotland, Russia, and North America Norse myths reflect the nature of the Viking people.
Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.
Intro to Myth
In the first level was: bottom of the ocean.
the home of the Aesir
the home of the Vanir.
Alfheim, the home of the Light Elves.
In the middle was bottom of the ocean. Midgard "Middle Earth"
the home of the Humans.
Midgard connected to Asgard by
Bifrost -- "The Rainbow Bridge"
the home of the Dwarfs.
the home of the Dark Elves.
the home of the Giants.
inside somewhere under the ground were bottom of the ocean. Helheim
home of the dead.
Muspelheim was to the south, it was the home of the fire Giants and Demons.
Niflheim was to the north
It is easy to recognize Odin. He is the god with only one eye. It was told that Mimir was the wisest of them all. Mimir guarded a magical well, named Mimir's Well. It was told that anyone who drank the water from that well would gain the wisdom of Mimi. Odin was willing to go to any length for a slip of water from Mimir's Well. Nothing could stop him. When he was offered to drink water from the well in return for an eye, he didn't hesitate. Odin sacrificed an eye and rejoiced as he drank the water of wisdom.


text:
No students were on board a Sultan School District bus that was sideswiped by an SUV around 6:30 a.m. Monday, Jan. 23.
School district office manager Cyd Leahy said the bus driver was uninjured. She posted information online as soon as the school district received notice of the collision, so parents would know none of their students had been involved, she said.
"The bus was headed east on Highway 2, and a car pulled out of Walburn Road as the bus was passing and just basically sideswiped right into the bus," Leahy said. "Just hit the bus on the side."
The bus remained operable, but will be out of commission for around two months because of the damages sustained on the driver's side, Leahy said. No routes will be affected while the damaged bus is repaired, as a backup bus is available, she said.


text:
Definition Edit
Malvertising (a portmanteau of "malicious advertising") is
|one form of drive-by download. Malvertisers embed malicious code into advertisements on legitimate websites, turning popular websites into malware servers. This is both difficult to block and to detect because the user trusts the website and the advertisements rotate so only a few users to the website receive the malware.[1]
Overview Edit
"Some estimates state that malvertising has increased over 200% in 2013 to over 209,000 incidents generating over 12.4 billion malicious ad impressions."[2]


text:
|Publication number
|Publication type
|Application number
|Publication date
|Dec 7, 1999
|Filing date
|Jun 28, 1996
|Priority date
|Jun 28, 1996
|Fee status
|Publication number
|Darren Abramson
|Original Assignee
|Intel Corporation
|Export Citation
|BiBTeX, EndNote, RefMan
|Patent Citations (30), Non-Patent Citations (1), Referenced by (36), Classifications (13), Legal Events (5)
|External Links: USPTO, USPTO Assignment, Espacenet
The present invention pertains to a method and apparatus for managing peripheral devices coupled to a bus, and more particularly, to a method and apparatus for handling abort conditions arising during accesses of peripheral devices in a Peripheral Component Interconnect (PCI) environment.
An example of a system implemented in a Peripheral Component Interconnect (PCI) architecture is shown in FIG. 1. A CPU 1 is coupled to a host bus 3 comprising signal lines for control, address, and data information. A first bridge circuit (also called a host bridge, host-to-PCI bridge, or North bridge circuit) 5 is coupled between the host bus and the PCI bus 7 comprising signal lines for control information and address/data information. The bridge circuit 5 contains cache controller circuitry and main memory controller circuitry to control accesses to cache memory 9 and main memory 11. Data from the main memory 11 can be transferred to/from the data lines of the host bus 3 and the address/data lines of the PCI bus 7 via the bridge circuit 5. A plurality of peripheral devices P1, P2, . . . are coupled to the PCI bus 7 which can be any of a variety of devices such as a SCSI host bus adapter, a LAN adapter, a graphics adapter, an audio peripheral device, etc. A second bridge circuit (also known as a South bridge) 15 is coupled between the PCI bus 7 and an expansion bus 17 such as an ISA or EISA bus. Coupled to the expansion bus are a plurality of peripheral devices such as a bus master 18, an I/O slave 19, and a memory slave 20. A bus master is a device that is capable of initiating a data transfer with another device.
The second bridge 15 typically contains one or more controllers for handling Direct Memory Access (DMA) between the main memory 11 and a peripheral coupled to the expansion bus 17. One such controller is the 82C37A-5 high performance programmable DMA controller manufactured by Intel Corporation of Santa Clara, Calif. A description of the operation of the 8237A controller can be found, for example, at pages 5-4 to 5-21 of the databook "Peripheral Components" �1995 published by Intel Corporation, the disclosure of which is hereby incorporated by reference in its entirety. Two such 8237 controllers can be coupled together in a known manner to set up seven standard programming model DMA channels for seven devices coupled to the expansion bus 17 or PCI bus 7. As is also known in the art, the DMA controllers handle the I/O "handshaking" signals that exist on the expansion bus 17 and the PCI bus 7 when data is being transferred to/from the main memory 11 (for example) and the peripheral devices coupled to these busses 7, 17 without intervention by the CPU 1. The CPU 1 and the DMA controllers communicate via the control signal lines appearing on the host bus 3 and the PCI bus 7 through bridge 5.
In a typical DMA transfer between a peripheral device and the main memory 11, the CPU 1 first initiates registers in the DMA controller concerning the start address in main memory, the type of transfer (e.g., read or write operation), etc. These registers are assigned to a particular DMA channel, which in turn is assigned to the target peripheral device. Subsequent to the CPU access of the appropriate registers in the DMA controller, a DMA transfer takes place under the control of the DMA controller without further intervention by the CPU.
An enhancement to the DMA system described above is the Distributed Direct Memory Access (DDMA) system. A protocol for implementing DDMA for bus systems such as a PCI bus system has been promulgated by Compaq Computer Corporation and others entitled "Distributed DMA Support for PCI Systems" Revision 6.0, Sep. 1, 1995, the disclosure of which is hereby incorporated by reference in its entirety. In contrast to the DMA system, in a DDMA system, the independent, standard programming model Bus Master channels are distributed among peripheral devices, where these registers normally reside in the DMA controller in the DMA system described above. In other words, the registers associated with individual DMA channels can physically reside outside of the DMA controller in the second bridge circuit 15 and on devices coupled, for example, to the PCI bus 7. The effect is that when the CPU 1 attempts to access a distributed DMA channel, a DDMA Master component (not shown in FIG. 1) translates the PCI I/O reads and writes to the DMA I/O channel into reads and writes to a DMA Slave (e.g., an audio peripheral device). For this DDMA protocol, the DDMA Master component is defined which monitors signals appearing on the PCI bus 7. In a typical DDMA transfer, the CPU 1 continues to access the DMA controller in the second bridge circuit 15. If an access is attempted to a DMA channel that is distributed in some PCI peripheral, the DDMA Master collects or distributes the data before letting the CPU complete its accesses to the DMA channel. The DDMA Master will assert the necessary control signal(s) such that the CPU "thinks" that it is accessing a standard 8237-based design even though those registers are not located with the DMA controller(s).
There are several situations in which a peripheral will not respond during an access by the CPU or another bus master component. These situations include where: 1) the peripheral device is electrically shut off, 2) the peripheral is coupled to an additional PCI bus coupled to the PCI bus 7 and the additional PCI bus is physically detached from the PCI bus 7 (e.g., when a notebook computer is pulled out of a docking station) or the bridge circuit coupling the two busses together is not operating properly, 3) the clock to such an additional PCI bus is shut off, or 4) the peripheral is in a low power mode and is unable to respond. In a DDMA system or otherwise, if the peripheral device will not respond (i.e., it will not claim the transaction by asserting the DEVSEL# signal), the host bridge 5 (or the bus master in question) will perceive a Master Abort on the bus. During such a process the host bridge 5 will deassert the IRDY# signal line and return the bus to an idle state so that it is available for use by another bus master device. In executing a Master Abort, the PCI bus master must set its Master Abort Detected (or Received Master Abort) bit in its configuration status register.
The software that ultimately is seeking the transfer of data to/from the peripheral device may determine that the peripheral device is being accessed even though a Master Abort has occurred which can lead to errors in operation. Also, peripheral devices that are powered down cannot be accessed at all by another device until such time as the peripheral device is powered up. Accordingly, there is a need for a method and apparatus that provides for a peripheral device to be easily powered up so as to participate in PCI I/O without a significant loss of performance. There is also a need for a bus system architecture that provides for lower overall system power consumption. Furthermore, there is a need for a method and apparatus for managing peripheral devices that allows for determining causes for Master Abort errors that occur in a computer system.
These and other needs are satisfied by the method and apparatus of the present invention. According to the present invention, whenever an abort condition appears on the bus of a computer system (e.g., a Master Abort condition that appears on a PCI bus system), an interrupt (such as a System Management Interrupt (SMI#)) is generated to a central processing unit (CPU). More particularly, after, the bus master perceives the Master Abort condition on the bus, that bus master sets its Received Master Abort (RMA) bit in its configuration registers. Presence of the RMA bit, in turn, causes the generation of the SMI interrupt. In response to the interrupt, the CPU executes code stored in a memory, such as System Management Mode code. During the execution of the code, the CPU identifies the cause of the SMI as a Master Abort, and then seeks to determine which bus master initiated the access and set its RMA bit.
If the bus master is a DDMA Master component, the CPU then identifies, through its own registers, for example, the last I/O address accessed. The CPU then can convert this address to the physical address of the failed peripheral via an address-redirection table in the DDMA Master component. The CPU then executes software to try and determine the cause of the failure for the device. For example, if the controller device for the peripheral has a status register indicating that the device is in a low power consumption mode, the CPU then sends a software command to the controller device to power up the peripheral device and retry the last DDMA transaction.
If the bus master is not a DDMA Master component, the CPU can still look to status registers of devices such as bridge circuits coupled between the bus master and the peripheral device as well as the status of the bus or busses between the two devices. For example, if a note-book computer is removed from its docking station prior to the access to the peripheral device, a bit may be set in the bridge circuit for the docking station indicating that the note-book computer (that may contain the accessed peripheral device) has been removed. Whether the access is a DDMA access or otherwise, the CPU can also interact with the operating system (O/S) software (e.g., to inform the user that a device is not operating properly and give the user options as to how to correct such an error).
FIG. 1 is a computer system for implementing a Direct Memory Access operation as known in the art.
FIG. 2 is a computer system for implementing a Distributed Direct Memory Access operation which incorporates the method and apparatus of the present invention.
FIG. 3 shows a timing diagram of a standard I/O cycle on a PCI bus.
FIG. 4 shows a timing diagram of the creation of a Master Abort condition on a PCI bus and the generation of an SMI# interrupt according to the present invention.
FIG. 5 depicts SMI# interrupt generation circuitry constructed according to the present invention.
FIG. 6 is a flow diagram of the operation of System Management Mode code according to the present invention.
An exemplary environment for a DDMA system is shown in FIG. 2. As in FIG. 1, a CPU 31 is coupled to a first bridge circuit 33 via a host bus 32. The first bridge circuit contains a cache controller for controlling cache memory 39 and a main memory controller for controlling main memory 35. The first bridge circuit 33 is coupled between the main memory 35 and the host bus 32 and a bus, such as PCI bus 42, to handle the transfer of data to/from main memory. The first bridge circuit 33 also couples the CPU 31 to the PCI bus 42. Coupled to the PCI bus are a plurality of peripheral components 40a, b. An additional PCI bus 44 is coupled to PCI bus 42 via an additional bridge 41. A further peripheral device 40c is coupled to this additional PCI bus 44. In this embodiment, the further peripheral device includes a DDMA slave component which includes the bus master registers necessary for conducting DMA accesses for its assigned channel as described in the aforementioned DDMA protocol. A second bridge circuit 43 is provided coupled between the PCI bus 42 and an expansion bus 45 to which other peripheral devices 50a-c are coupled. In this embodiment, the second bridge 43 includes the DDMA Master component 43a which operates according to the DDMA protocol mentioned above, and a DMA controller which can be two 8237A DMA controllers connected in series so as to provide seven DMA channels.
In a write operation to initialize DDMA control registers, the CPU 31 attempts to access a DMA channel via the DMA controller 43b of the second bridge circuit 43 by writing to a channel address. In this example, the CPU 31 is attempting to initiate DMA registers to configure DMA channel 0. A register in the DDMA Master 43a of the second bridge circuit 43 stores an indication of whether channel 0 is a distributed DMA channel or not (seven channels are provided with channel 4 being reserved for cascading two 8237 controllers having four channels each). One skilled in the art will appreciate that a DDMA transfer can also occur with peripheral devices coupled to the PCI bus 42 (e.g., peripheral devices 40a, b), for example. Since the peripheral corresponding to channel 0 is distributed, the attempt by the CPU to initiate the registers for channel 0 in the DMA controller 43b would not be successful. Accordingly, when the CPU 31 initiates the write operation (i.e., a PCI I/O cycle) on the PCI bus 42 via the bridge circuit 33, the DDMA Master 43a responds to the PCI I/O cycle by driving the control signal DEVSEL# active (via the second bridge circuit 43). The DDMA Master 43a issues a PCI retry to terminate this particular I/O cycle and also asserts a PCI request signal (e.g., asserting a signal on a PCI REQ pin) to request use of the PCI bus 42. A PCI retry is the assertion of the STOP# signal while keeping the TRDY# signal deasserted and keeping the DEVSEL# signal asserted (all standard PCI signals). This informs the CPU (via the bridge circuit 33) that the target (i.e., the DDMA Master acting on behalf of the peripheral device 40c) does not intend to transfer the current initialization data and the CPU must stop the current transaction and retry the same transaction at a later time. The first bridge circuit 33 will deassert its PCI request on behalf of the CPU 31.
When the DDMA Master 43a, in response to its PCI request signal, is granted the PCI bus by arbitration circuitry, it performs one or more write cycles to the peripheral 40c (when the peripheral claims the transaction by asserting the DEVSEL# signal on the bus) to send the appropriate channel initialization information for the DMA transaction (e.g., starting base address, word count, etc.). The DDMA Master 43a knows the proper address for accessing the peripheral 40c and uses the data obtained during the original write cycle of the CPU 31 to determine the proper values to write to the peripheral 40c and to the DMA controller 43b. The DDMA Master will then deassert the PCI REQ signal line and wait for the CPU to attempt the retry of the write operation. Meanwhile, the peripheral device 40c will claim the PCI I/O cycle and complete the transfer of the initialization data to the peripheral device 40c in accordance with the original CPU write operation. When the CPU retries the cycle, the DDMA Master 43 a simply completes the I/O cycle because the initialization data has already been written to the DMA registers in the peripheral device 40c. Once the initialization data has been written to the peripheral device 40c, the peripheral is then "enabled" and the DMA transfer then takes places. During the DMA transfer, the CPU 31 can obtain status information or the like during the DMA transfer via the bridge circuit 33.
A read operation is similar to the write operation. Once again, the DDMA Master 43 a recognizes when the CPU 31 is attempting to read status information/data from the DMA controller 43b (via the bridge circuit 33). Assuming that the peripheral device 40c is distributed, the DDMA Master 43a asserts DEVSEL#, issues a PCI retry to the CPU 31, and issues a PCI REQ signal. When the DDMA Master gains access to the PCI bus 42, it reads the individual channel read information from the peripheral device 40c. When the CPU 31 executes the retry of the read operation, the DDMA Master returns the individual channel read information and the I/O configuration read operation is executed. As seen above, it is the role of the DDMA Master device to translate I/O cycles to/from the standard DMA controllers into I/O cycles to/from distributed DMA slave channels.
The DDMA operation described above is a specific example of a transaction over a bus, such as the PCI bus. One skilled in the art will appreciate that other types of transactions can occur on a PCI bus other than DDMA. All transactions can be characterized by an address phase and one or more data phases. Referring to FIG. 3, a bus master (also referred to as an initiator) asserts the FRAME# signal for one or more PCICLK (PCI Clock) cycles, and places the start address for a target on the address/data signal lines and the transaction type on the command signal lines of the PCI bus 42 (FIG. 2). Each target device will latch the address and one target device (e.g., peripheral device 40b) will recognize that the address identifies a start address within its assigned range. The duration of the FRAME# signal indicates the duration of the transaction from the beginning of the address phase to a point where the bus master is ready to complete the final data phase.
During the data phase, the bus master asserts the IRDY# signal (initiator ready) indicating that valid data is on the data bus (during a write operation) or that the bus master is ready to accept data from the target device (during a read operation). At some point the target asserts the DEVSEL# after it has decoded the start address sent to it by the bus master during the address phase. The target device also asserts the TRDY# signal when it is ready to complete the current data phase. Thus, assertion of this signal indicates that, during a write operation, the target is ready to accept data from the bus master, and during a read operation, the target has placed valid data onto the PCI bus. On the rising edge of the PCICLK, the IRDY#, TRDY# and DEVSEL# signals are deasserted indicating the end of the last data phase.
In a DDMA system or otherwise, if the peripheral target device will not respond (i.e., it will not claim the transaction by failing to assert the DEVSEL# signal), the bridge circuit 33 (or the bus master in question) will perform an abort, such as a Master Abort in a PCI architecture. During such a process the bridge circuit 33 will deassert the IRDY# signal line and return the bus to an idle state so that it is available for use by another bus master device. Referring to FIG. 4, the timing diagram for the situation where the target fails to claim the transaction is shown. In executing a Master Abort, the bus master must set its Master Abort Detected (or Received Master Abort) bit in its configuration status register.
Pursuant to a feature of the present invention as shown in FIG. 5, detection of a Master Abort condition on the bus causes an SMI# interrupt to be generated by SMI Generation circuitry 80 located at the bus master. The RMA bit of the PCI configuration register is supplied as an RMA signal to the D input of a first D-type flip-flop 81. When the RMA bit is set or asserted (in response to a Master Abort condition), the non-inverted output of the first flip-flop 81 will be set to a "1" value under control of the PCICLK input. The non-inverted output of the first flip-flop is then supplied to a second D-type flip-flop 82. When the output of the first flip-flop 81 is set to a "1," the SMI# signal is generated onto the PCI bus by the second flip-flop 82 (i.e., the inverted output of the second flip-flop) under the control of the PCICLK.
To integrate the circuitry with existing circuitry for generating an SMI# interrupt in the bus master, an OR gate 83 is provided having its first input coupled to the output of the first flip-flop 81 and its other input(s) coupled to one or more additional SMI# sources. Examples of additional SMI# sources include the expiration of a Fast Off timer (indicating that the bus master has not been used for a long period of time) and various software events using Advanced Power Management registers in the bus master (e.g., APMC and APMS registers) as described in the data book "Peripheral Components" �1995 by Intel Corporation, Santa Clara, Calif. Also, to allow for enabling/disabling the SMI# generation based on the setting of the RMA bit, a third D-type flip-flop 84 and an AND gate 85 are added. The enabling signal is supplied to the D input of the third flip-flop 84. Under control of the PCICLK signal, the first and third flip-flops 81, 84 generate outputs to the inputs of the AND gate 85. The output of the AND gate is coupled to the first input of the OR gate 83. Accordingly, a "1" value will not be provided to the D input of the second flip-flop 82 or the first input of the OR gate 83 unless a "1" value is provided as an enable signal to the D input of the third flip-flop 84 (i.e., unless the enabling signal is asserted).
The SMI# interrupt, when generated can be sent directly the SMI# input of the CPU 31. Upon receipt of the SMI# interrupt, the CPU 31 latches the interrupt internally, and when the SMI# interrupt is recognized on an instruction boundary, the CPU 31 will execute code, such as System Management Mode (SMM) code and assert its SMIACT# signal.
During System Management Mode, the CPU 31 executes code out of System Management Random Access Memory (SMRAM) which can be part of the main memory 35. An example of the SMM code can be found in most motherboards and is typically provided by the Original Equipment Manufacturer (OEM). Referring to FIG. 6, the SMM code is altered somewhat according to the present invention to include further features commensurate with the generation of the SMI# interrupt. In decision block 101, the operation of the code first checks to see if an SMI# interrupt has been generated. Subsequent to the detection of the SMI# interrupt, the operation of the SMM code determines at decision block 103 whether a Master Abort caused the SMI# interrupt. If a Master Abort has occurred, the operation of the SMM code then determines in block 105 whether a bus master in the bridge circuit 43 caused the Master Abort which can be determined from the configuration registers in the respective bus masters.
If the Master Abort occurred in the bridge circuit 43 (which includes the DDMA Master component 43a and the DMA controller 43b in this embodiment), control passes to decision block 106 to determine which bus master in the bridge circuit initiated the transaction that ended in a Master Abort (i.e., which bus master set its RMA bit). If the bus master was the DDMA Master component 43b (decision block 107) control passes to block 108 where the operation of the code looks to memory, the registers in the CPU, or the like to determine the I/O address that was last sought for a DDMA transfer. Based on this I/O address, an address/redirection table in the DDMA Master component 43a is accessed in block 109 to determine the physical address for the peripheral device that corresponds with the DMA channel referred to by the I/O address. Though, in this embodiment the DDMA Master component 43a and DMA controller 43b reside in bridge circuit 43, these devices can be coupled to the bus 42 in other locations, as well. Preferably, however, the DDMA Master component 43a and DMA controller 43b should be located at the same location as the logic used in generating the SMI# interrupt.
As an example, peripheral device 40b can be a PCI-based audio device implemented using the DDMA protocol. As described above, a write operation to the peripheral device 40b is handled by the DDMA Master component 43a and the DMA controller 43b. The CPU 31 accesses the peripheral device 40b using the I/O address corresponding to its DDMA channel. Accordingly, the DDMA Master, which has stored the physical address of the peripheral, converts this I/O cycle into an I/O cycle with the peripheral device 40b. If, for example, the audio device 40b is operating in a low power mode (e.g., after power management software signals the controller of the audio device to power down the audio device by disconnecting it from a power supply), then the access by the DDMA Master component 43a will end in a Master Abort condition (see FIG. 4) and an SMI# interrupt will be generated, as described above. Thus, returning to FIG. 6, the DDMA Master component 43a will have the physical address of the peripheral device 40b, and once the CPU has determined that the DDMA Master initiated the transfer that ended in a Master Abort, the CPU 31 can determine the physical address of peripheral device 40b via information stored in the DDMA Master 43a.
Referring back to decision block 105, if the Master Abort did not occur in the bridge circuit 43, the operation of the code then turns to block 110 where a snooping operation is performed to determine which bus master received the Master Abort. Control then passes to block 111b where the operation of the code attempts to determine which peripheral device failed to respond to the bus master initiated transaction. Likewise, if the bus master was not the DDMA Master component, the operation of the code passes to block 111a to determine which peripheral device failed to respond to the identified bus master's initiated transaction.
The operation of the code then attempts to determine what caused the Master Abort in the peripheral device by first determining if the accessed peripheral device is powered down in decision block 113. If the peripheral device is powered down (i.e., operating in a low power consumption mode), then the device is caused to power up in block 114 (e.g., by issuing a proper command to the controller device which controls the powered-down peripheral device). Subsequently, and as a last step, the code attempts to force a retry of the transaction that ended in a Master Abort since the device is now powered up and ready for the transaction. If it is not determined that the accessed peripheral device is in a low power mode, control passes to block 115 where it is determined whether the peripheral device is electrically shut off; if any required bridge circuits(s) (e.g., bridge circuit 41 in FIG. 2) between the peripheral device and the bus master is(are) operating correctly; or if the circuit is complete between the bus master and the peripheral device (including whether the clocking signal is being supplied to an additional bus). For example, when a note-book computer is removed from a docking station, appropriate registers will be set to indicate a broken connection between the bus master and peripheral device. If these conditions are true and the peripheral device failed to claim the transaction, then either the pointer in the DDMA table is incorrect, or the peripheral itself is broken. Control then passes to block 119, where a message is output to the user to indicate that the access to the device failed. If the CPU identifies the cause of the Master Abort condition (decision block 116), control passes to blocks 117 and 118 where the operation of the SMM code interacts with the Operating System (O/S) by passing the information as to cause and improperly operating peripheral device. The operation of the O/S system then attempts to correct the problem by itself or with the assistance of the user (by outputting a message to the user). If the SMI# interrupt was generated for some reason other than a Master Abort condition or a failed access of a peripheral using the DDMA Master, the SMM code continues to operate as before (e.g., disable the SMI# interrupt, clear the source of the SMI# interrupt, enable the generation of a new SMI# interrupt from another source, etc.).
Using the method and apparatus of the present invention, peripherals need not recognize PCI I/O cycles on the bus, and therefore, these devices can be powered down to reduce power consumption. Thus, the method and apparatus of the present invention achieve a great savings in overall system power consumption. The Master Abort can be used to indicate that the peripheral device has been placed in a low power consumption mode and an SMI# interrupt can be generated at that time to power up the peripheral device. Also, a bus master on the PCI bus, such as the DDMA controller, generates an SMI# interrupt generated each time a Master Abort condition appears on the bus, allowing the CPU to take actions to correct the problem or assist in its correction. Other bus master devices that make up a part of the motherboard and are coupled to the PCI bus can generate an SMI# interrupt in the same situation (preferably by sending a sideband signal to the DDMA Master component which, in turn, generates the SMI# interrupt). Since a peripheral device does not need to recognize PCI I/O cycles on the bus while operating in a low power consumption mode, additional hardware at the peripheral device to recognize when it is being accessed is not needed.
|Cited Patent
|Filing date
|Publication date
|Sep 17, 1975
|Apr 25, 1978
|Motorola, Inc.
|Interrupt system for microprocessor system
|Oct 1, 1981
|Dec 4, 1984
|Stratus Computer, Inc.
|Computer peripheral control apparatus
|Sep 3, 1987
|Oct 3, 1989
|Bull Hn Information Systems Inc.
|Storage of input/output command timeout and acknowledge responses
|Jun 16, 1989
|Nov 27, 1990
|Stratus Computer, Inc.
|Fault tolerant digital data processor with improved input/output controller
|Jul 31, 1990
|Jul 20, 1993
|Mita Industrial Co., Ltd.
|Arrangement for diagnosing the cause of communication interruption between two cpus
|Oct 19, 1993
|Oct 18, 1994
|Intel Corporation
|Computer system having integrated source level debugging functions that provide hardware information using transparent system interrupt
|May 28, 1993
|Sep 12, 1995
|International Business Machines Corporation
|System direct memory access (DMA) support logic for PCI based computer system
|May 28, 1993
|Mar 12, 1996
|International Business Machines Corporation
|Bus-to-bus bridge for a multiple bus information handling system that optimizes data transfers between a system bus and a peripheral bus
|Aug 5, 1994
|Jun 18, 1996
|Thomson Consumer Electronics, Inc.
|Automatic instrument turn off/on for error correction
|Dec 1, 1994
|Aug 27, 1996
|Intel Corporation
|Method and apparatus for interrupt/SMI# ordering
|Nov 30, 1994
|Sep 17, 1996
|International Business Machines Corporation
|Bridge between two buses of a computer system that determines the location of memory or accesses from bus masters on one of the buses
|Sep 20, 1995
|Nov 19, 1996
|Unisys Corporation
|Diagnostic protocol and display system
|Feb 20, 1996
|Dec 24, 1996
|Digital Equipment Corporation
|DMA controller for memory scrubbing
|Jun 7, 1995
|Dec 31, 1996
|Ast Research, Inc.
|Automatic control of distributed DMAs in a PCI bus system supporting dual ISA buses
|Jan 4, 1995
|Jan 14, 1997
|Intel Corporation
|PCI split transactions utilizing dual address cycle
|Mar 17, 1994
|Jan 28, 1997
|Fujitsu Limited
|Data processing system having event word handling facility which can send event word of higher significance without failure
|May 31, 1994
|Mar 18, 1997
|Advanced Micro Devices, Inc.
|Timer tick auto-chaining technique within a symmetrical multiprocessing system
|Jan 11, 1996
|Apr 8, 1997
|Intel Corporation
|Power management of DMA slaves with DMA traps
|Sep 7, 1994
|May 13, 1997
|International Business Machines Corporation
|Multifunction power switch and feedback led for suspend systems
|May 5, 1995
|May 13, 1997
|United Microelectronics Corp.
|Method and apparatus for reducing power consumption according to bus activity as determined by bus access times
|Feb 15, 1996
|May 13, 1997
|Intel Corporation
|System management shadow port
|Jan 31, 1996
|May 20, 1997
|Samsung Electronics Co., Ltd.
|Apparatus for determining operating state of cooling fan
|Jun 5, 1995
|Jun 10, 1997
|Hitachi, Ltd.
|Power consumption control system
|Dec 19, 1994
|Jun 24, 1997
|International Business Machines Corporation
|Bridge between two buses of a computer system with a direct memory access controller with accessible registers to support power management
|Oct 9, 1996
|Sep 9, 1997
|Advanced Micro Devices
|Fail-safe communication abort mechanism for parallel ports with selectable NMI or parallel port interrupt
|Jun 28, 1996
|Sep 1, 1998
|Intel Corporation
|Method and apparatus for power management of distributed direct memory access (DDMA) devices
|Dec 3, 1996
|Feb 23, 1999
|Texas Instruments Incorporated
|Structure and method of performing DMA transfers between memory and I/O devices utilizing a single DMA controller within a notebook and docking station computer system
|Jun 5, 1996
|May 11, 1999
|Compaq Computer Corporation
|Receiving a write request that allows less than one cache line of data to be written and issuing a subsequent write request that requires at least one cache line of data to be written
|Title not available
|Jun 7, 1995
|Jan 11, 1996
|Intel Corporation
|Pci to isa interrupt protocol converter and selection mechanism
|Compaq Computer Corporation et al., Distributed DMA Support for PCI Systems, Sep. 1, 1995, Revision 6.0.
|Citing Patent
|Filing date
|Publication date
|Dec 15, 1997
|Jun 27, 2000
|Intel Corporation
|Method and apparatus for programming a remote DMA engine residing on a first bus from a destination residing on a second bus
|Sep 1, 1998
|Apr 17, 2001
|Electronics And Telecommunications Research Institute
|Direct memory access controller
|Aug 17, 1998
|Aug 7, 2001
|Compaq Computer Corp.
|System and method for improving processor read latency in a system employing error checking and correction
|Oct 1, 1998
|Aug 28, 2001
|Compaq Computer Corporation
|Extending dial up networking paradigm to cover network connections
|Apr 28, 2000
|Nov 13, 2001
|Intel Corporation
|Destination controlled remote DMA engine
|Mar 11, 1999
|Aug 6, 2002
|Hitachi, Ltd.
|Data processing system with RAS data acquisition function
|Apr 13, 2000
|Oct 14, 2003
|Stratus Technologies Bermuda Ltd.
|Fault-tolerant maintenance bus architecture
|Apr 13, 2000
|Feb 3, 2004
|Stratus Technologies Bermuda Ltd.
|Method and system for upgrading fault-tolerant systems
|Apr 13, 2000
|Feb 10, 2004
|Stratus Technologies Bermuda Ltd.
|Fault-tolerant maintenance bus protocol and method for using the same
|Oct 1, 1999
|Mar 2, 2004
|Hitachi, Ltd.
|DMA handshake protocol
|Apr 13, 2000
|Mar 16, 2004
|Stratus Technologies, Bermuda Ltd.
|System and method for operating a system with redundant peripheral bus controllers
|Nov 2, 2000
|Apr 20, 2004
|Cml Versatel Inc.
|Bus architecture for high reliability communications in computer system
|Apr 13, 2000
|May 11, 2004
|Stratus Technologies Bermuda Ltd.
|System and method for operating a SCSI bus with redundant SCSI adaptors
|Feb 28, 2001
|Jul 20, 2004
|Stratus Technologies Bermuda, Ltd.
|Apparatus and methods for identifying bus protocol violations
|Apr 13, 2000
|Nov 16, 2004
|Stratus Technologies Bermuda, Ltd.
|Fault-tolerant computer system with voter delay buffer
|Apr 22, 2002
|May 16, 2006
|Via Technologies, Inc.
|Method and architecture for accessing hardware devices in computer system and chipset thereof
|Oct 1, 1999
|Aug 21, 2007
|Stmicroelectronics Ltd.
|Detection of information on an interconnect
|Oct 1, 1999
|Sep 4, 2007
|Stmicroelectronics Ltd.
|Circuit for monitoring information on an interconnect
|Mar 12, 2003
|Jan 8, 2008
|Intel Corporation
|Policy-based response to system errors occurring during OS runtime
|May 22, 2003
|Aug 18, 2009
|Hewlett-Packard Development Company, L.P.
|Mechanisms to prevent undesirable bus behavior
|Dec 8, 2005
|Mar 23, 2010
|Nec Corporation
|Computer system, method of detecting a stall in a computer system, and signal-bearing medium embodying a program causing a computer system to perform a method of detecting a stall in a computer system
|Sep 12, 2006
|Mar 23, 2010
|International Business Machines Corporation
|Early notification of error via software interrupt and shared memory write
|Jan 30, 2013
|Dec 1, 2015
|Huawei Technologies Co., Ltd.
|Integrated circuit and method for monitoring bus status in integrated circuit
|Feb 13, 2002
|Sep 12, 2002
|Marko Karppanen
|Method and device for improving the reliability of a computer system
|Apr 22, 2002
|Nov 28, 2002
|Chung-Cheng Wu
|Method and architecture for accessing hardware devices in computer system and the chipset thereof
|Mar 19, 2003
|Nov 27, 2003
|Hironori Motoe
|Power supply control device
|May 8, 2003
|Jun 3, 2004
|Renesas Technology Corp.
|Mar 12, 2003
|Sep 16, 2004
|Rothman Michael A.
|Policy-based response to system errors occuring during os runtime
|May 22, 2003
|Mar 17, 2005
|Emerson Theodore F.
|Mechanisms to prevent undesirable bus behavior
|Feb 19, 2004
|Sep 1, 2005
|Marconi Communications, Inc.
|Method, apparatus and software for preventing switch failures in the presence of faults
|Dec 8, 2005
|Jun 22, 2006
|Nec Corporation
|Computer system, method of detecting a stall in a computer system, and signal-bearing medium embodying a program causing a computer system to perform a method of detecting a stall in a computer system
|Sep 12, 2006
|May 29, 2008
|International Business Machines Corporation
|Early Notification of Error Via Software Interrupt and Shared Memory Write
|Dec 13, 2006
|Jun 19, 2008
|Ramkrishna Prakash
|Distributed Out-of-Band (OOB) OS-Independent Platform Management
|Jan 30, 2013
|Sep 19, 2013
|Huawei Technologies Co., Ltd.
|Integrated circuit and method for monitoring bus status in integrated circuit
|Oct 9, 2013
|Jun 22, 2016
|Sram, Llc.
|Electromechanical shifting systems and method
|Sep 23, 2002
|Apr 1, 2004
|Telefonaktiebolaget Lm Ericsson (Publ).
|Computer system and method for accessing external peripheral devices in a computer system
|U.S. Classification
|International Classification
|Cooperative Classification
|European Classification
|Jun 28, 1996
Owner name: INTEL CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ABRAMSON, DARREN;REEL/FRAME:008087/0990
Effective date: 19960627
|Apr 10, 2001
|Certificate of correction
|Jun 6, 2003
|Fee payment
Year of fee payment: 4
|Jun 4, 2007
|Fee payment
Year of fee payment: 8
|Jun 1, 2011
|Fee payment
Year of fee payment: 12


text:
What is JotForm?
JotForm is a free online form builder which helps you create online forms without writing a single line of code. No sign-up required.
At JotForm, we want to make sure that you're getting the online form builder help that you need. Our friendly customer support team is available 24/7.
We believe that if one user has a question, there could be more users who may have the same question. This is why many of our support forum threads are public and available to be searched and viewed. If you'd like help immediately, feel free to search for a similar question, or submit your question or concern.
submission form questionsAsked by Elizabeth Quinn on June 02, 2014 at 08:22 PM
Hi there,
I'm interested in using your site to set up a registration form for a theatre festival and having applicants pay the registration fee via our own PayPal account. I had a few questions:
1) The free option will definitely meet my needs with regard to 100 submissions but am I to understand those will not be secure submissions? If "yes", then what does that mean exactly? Can the information people enter be seen by anyone who wants to hack into our form?
2) Is it possible to embed a link directly to our PayPal account on the form and does this cost extra or is it available in the free starter plan? Is this also limited to 10 receive payments in the starter plan or does that not matter since we're using our own PayPal account?
I'm trying to decide between the starter plan and the premium plan so knowing these answers will help us to decide which plan to use. Thanks for your help.
JotForm Support
Hello Elizabeth,
Here are the answers to your query:
1. Yes you can receive 100 non secure submissions in your free account. Once the form is submitted, these data will not be encrypted while being transmitted from your form to our server. It cannot be seen by normal users but yes a hacker can see them. Please be noted that once the data reaches our server, they are safe and cannot be seen by anyone. SSL is used to encrypt data only in transmission.
2. I am not sure if I have understood this question. Please be noted that it is not possible to import our form in PayPal account. Yes, in free account, you can only receive up to 10 payment submissions.
Hope this answers your query.
Do get back to us if you have any questions.
Thank you!


text:
Each month, Rated People connects over 50,000 homeowners with quality tradesmen - simply enter your job details in the form above to get started.
We'll match your job to the relevant tradesmen in your area - those interested will pay to see your contact details and call you to quote.
As each tradesman expresses interest in quoting on your job, we'll send you their profile and ratings to help you choose the right one for you.
After the work is complete, return to the site and rate your tradesman based on their quality of work, reliability and value for money.
Window & Conservatory Specialist
Added 07/08/2016
The internal pane in the second floor bedroom is cracked and needs replacing. The window is...
Window & Conservatory Specialist
Added 14/10/2015
Would like a free quote for new window's preferably double glazed.
Window & Conservatory Specialist
Added 21/07/2014
Two panes in the double glazing have failed, resulting in misted windows. We would like to...
Window & Conservatory Specialist
Added 18/02/2014
There are a few windows in the house that need some attention. Bathroom: a small window has...
Window & Conservatory Specialist
Added 09/01/2014
Kitchen UPVc window is stuck shut. Handle turns but mechanism doesn't unlock.
Window & Conservatory Specialist
Added 25/02/2013
Replace old wooden front door with more modern secure PVCu door.
An excellent job. Thanks to Carl and team.
Darren provided a very competitive quote & excellent service, I would use his services again and have no hesitation recommending him to other people
As a single lady I was extremely worried about having my fascias and soffits replacing with no recommendation from friends. I needn't have worried, the sales manager reassured me throughout, the job completed fully to my satisfaction wouldn't hesitate to recommend.
CIVICON have dealt the project with an excellent commitment and professionalism. We are highly satisfied with their work. CIVICON have demonstrated a great attitude with customer orientation and customer satisfaction.
Managing your job is easier with the Rated People Homes App, download it today.


text:
|Start new thread in this topic | Flip this thread | Refresh the display
People who work at the benefits office.(70 Posts)
Why is it okay to leave a family without a penny because they lose stuff in the post or say everything is fine and going through when clearly it's not?
Phoned up the other day to make sure everything was fine with my payment as it didn't go through the last time, was told everything was fine and going through.
Today, nothing. I phone them and get a message on my answerphone saying they seem to have lost something in the mail and "I know it's an inconvenience but we will have to send the form again and get you to send your partners wage slips with it". This form, we got a couple of days ago and it says that money will be affected if it isn't sent back by x date in October, nearer the end of the month!
Phoned back and was told there is nothing they can do.
Why is this okay? And why is it so hard to get in contact with someone who knows what is going on?
Probably will get flamed for this and told to get a job and that I'm a scrounger but right now I couldn't give a hell!
What really gets me is they sound so bloody cheery and happy while telling you that there's nothing they can do and you'll just have to make do with nothing. What the hell!? Surely they have a bit of bloody empathy, or do these people not have famillies they can familiarise the situation with?
Rant over.
My boyfriend had a similar experience. had worked for a number of years and was made redundant. They cocked up his claim and his payments were delayed
they lost myhusbands wage slips and say we owe them 17k.
beat that.
They take complaints from MP's very seriously. But I know that takes time because you have to contact your MP and then they have to write to them. Also I don't think I would send them any very important documents. You can go along to your job centre and have them faxed through to the relevant department. At least you could do this a couple of years or so ago.
Yes we still fax documents. Always ask for them to be photocopied too (so you still have the original information).
www.theyworkforyou.com is super speedy, should you wish to contact your MP
Please do. It's the only way anything will change.
Nailak Fucking hell! I don't think many people will be able to beat that!
After my last call to them they called back and have resumed it for the moment, checked my bank and it's in already! Thank God for that.
Thanks for the info about the photocopying, that's a better idea I think.
I just don't get why they can't do more over the internet? You could download a form and attach copies of documents and then it's there without faff and loss in post incidents
Glad you have been paid OP.
I used to work for the local authority in a parallel role. The money was decent and my team were lovely but the people I dealt with all day were simply unbelievable.
Every second client would tell you they had already provided the paperwork when they hadn't. Nobody claiming bothered to even try to understand the system. MPs would call in only to hear that the problem was actually with the client (and that this had been explained to the client several times) and quietly go away to explain to them once more.
People did not know who was paying them half of the time. I was often told I (personally) hadn't paid someone's giro and asked what I was going to do about it. Um... Call the job centre perhaps? A colleague had a knife pulled on her, people would regularly fight, take drugs and wet themselves drunk in the waiting area, it was pretty grim.
But the jobcentre were difficult to deal with even way back when. I think they had it a lot worse than us too.
That's an unfair picture, obviously not everyone was like that, far from it in fact but that job was hard, hard going!
why do people have to figure out the system though?
I know once they changes my rent from £120 to £60, I had two rooms in a shared house, I asked them why?,
they said (they being council service office) the rent officer had decided
I said how?
they said they didnt know?
I asked is it based on area etc, as one room in my area is defo more then £30, they said they make a decision,
I said can i speak to them?
so they just sit in a room and make a secret decision
stop being abusive
(I had a 3 month baby, as well as toddler, and was in tears by this point)
The police are in my workplace at least 3-4 times a week due to "incidents".
One of my "incidents " was so bad I had to be off work for 4 months.
Rent officers were about in my time! They weren't attached to the council at all, came from the valuation office so you wouldn't have been able to speak to them at the council offices, different body entirely and we didn't have much to do with them aside from this and council tax banding etc, the most they could have offered you was the contact details. It would have been to do with typical area, average property values, size of property, all sorts of stuff. This is kind of what I meant, we copped the blame for everyone because people didn't know any different and that was frustrating.
They did accept appeals but within very strict time limits and their word was usually God until they needed to value the property again so the person you spoke to probably wasn't being deliberately obstructive, if it helps although I can appreciate your situation. We don't use rent officers in my borough anymore..
yes but when I asked to understand the system, I didnt get any meaningful replies.
She didnt explain any of what you just did, she got the security guard to come and kick me out.
So how can we understand the system? How are people supposed to "try and understand the system".
One would assume if it was to do with housing benefits you would go to the office that sorts out housing benefit?
IME they are usually jobsworths who treat claimants like shit on their shoes, sorry to hear you are having to deal with them schro, hope you get sorted soonest
It just strikes me that before you go in guns blazing, you usually make sure you are sure of the facts. It'd be like me ringing up HR and blowing a gasket when HMRC had messed up my tax code or something. They'd sympathise but couldn't really do anything and I'd look a bit foolish and hang up feeling juat as frustrated.
There's usually a section on any forms you fill in explaining the benefit in straightforward terms plus award letters / decision notices by law have to have a breakdown of calculations. If you're not sure, ask and if you get the office idiot, ask someone else until you are satisfied with the answer.
I think people should get a basic understanding of the system for the same reasons you make sure your payslip makes sense at the end of the month. I'd want to know who was paying me, how much and why because the obligation is also on me, not just the benefits office, to make sure my claim is running correctly because if it isn't, I'm the one who will be missing out on money I'm entitled to in the short term or having to repay an overpayment.
The system could do with being a hell of a lot simpler though I will definitely admit. Fingers crossed this Universal Credit malarkey might help but I'm not holding my breath...
Moomie Thankfully I got it sorted (at least for the moment). 2 of the people I spoke to in the end actually turned out to be quite nice, I don't think so badly of the lot of them now but I do think some really do enjoy feeling like they are on a power trip!
Also agree most of the time they do nothing to make understanding how everything is working easy, mainly because everyone you speak to has a different story of what has gone on and what that means.
so if the letter says the rent officer has said such and such, and you go to the office you are getting the money from and they say you cant contact rent officer?
there is no use having a breakdown of calculations when you dont know how the amounts are calculated.
the problem is the whole office, seems to be full of idiots, and not just one, i went to a few different local service centres and got same answers.
If you rang up HR they would say, you got wrong tax code this is who you need to call to sort it out, this happens in such and such situations.
They wouldnt say, I dont know, you cant call the person etc.
The referral system isnt the best, but every call has to be responded to within 3 hours.
Yes its frustrating trying to get through and speaking to several different people.
Its not much fun working there either...
I've never been responded to in 3 hours, I always have to call back to be told it is being sent through again and will be another 3 hours. This goes on until the end of the day where they tell me it will be between 9am and 1pm the next day.
Apart from today actually, I only had to phone back once today.
Can't imagine it is much fun but I do think at least some of the hostility from clients is the awful system that leaves them feeling helpless.
Nailak"I don't know" was certianly not an acceptable answer to your question. If he/she didn't know, they should have found out or signposted you to someone who did know. That was rubbish service!
|Start new thread in this topic | Flip this thread | Refresh the display
Join the discussion
Registering is free, easy, and means you can join in the discussion, get discounts, win prizes and lots more.Register now
Already registered with Mumsnet? Log in to leave your comment or alternatively, sign in with Facebook or Google.
Please login first.


text:
UDR Stock Chart (NYSE:UDR)
$38.96 $0.27 (0.69%) UDR stock closing price Aug 18, 2017 (Closing)
UDR Stock Price Chart
Nasdaq Composite S&P 500
AIV Price P/E P/S |
ESS Price P/E P/S
Note: Interactive UDR stock chart shows the 1 year stock price movement. Compare UDR stock performance with Nasdaq and S&P 500 index and industry peers like Apartment Investment and Management , Essex Property Trust
Other UDR Charts
UDR Stock Vs S&P 500 Index>>UDR stock performance: The UDR stock charts shows stock trend against the S&P 500 index. While the index has returned 11.09%, UDR stock price has gone up by 8.04% in the last 1 year.
UDR PE Ratio Chart>>UDR price to earnings ratio chart: The stock chart shows UDR PE ratio for a period of 1 year. As of 18 Aug, 2017, the P/E ratio is 14.48. UDR P/E ratio reached a high of 55.28 on 30 Dec, 2013, and reached a low of 10.13 on 29 Apr, 2016.
UDR Revenue Chart>>You can do annual as well as quarterly comparisons of UDR, Inc. net sales with its competitor companies like Essex Property Trust, Mid-America Apartment Communities. Over the 5 year period UDR revenue in 2016 was highest at 959.86M. In the latest quarter, UDR revenue 2017-Q2 has changed from 243.84M to 247.98M implying an increase of 1.7%.
UDR Earnings Chart>>UDR EPS chart: Our UDR EPS chart shows the earnings per share for YTD, 1 year, 5 year periods. UDR, Inc. EPS can be checked quarterly or annually, and aginst industry peers. This comparison is useful to measure UDR's profitability and to perform UDR stock analysis. In latest 2017-Q2, the EPS stood at 0.03. The maximum EPS over a 5 year period was 1.29 in 2016.
UDR Net Income Chart>>UDR Net Income: UDR, Inc. saw an a decrease of net income by 53.91% from 2017-Q1 to 2017-Q2. The net income or bottom line is a line item in the income statement of a company's financials. The net profit is obtained by removing the COGS, expenses, and taxes from the firm's total income. The net income is always calculated for a given accounting period.


text:
American automobile giant Ford has launched a couple of new products in India this year. They gave their Fiesta and Endeavour a much awaited refreshment in terms of design. Other than product launches they are also focussing on creating talented and skilled professionals for the auto sector.
Ford India has now inaugurated their fourth Automotive Student Service Educational Training facility. They have tied up with Don Bosco Centre of Learning, which is is Kurla, Mumbai. The automobile manufacturer has setup its facility at St. Joseph's Industrial Training Institute.
The Automotive Student Service Educational Training facility was inaugurated by P.K. Umashankar, Vice-President, Customer Service Operations, Ford India. Also present at the event were Father Adolph Furtado, Director, Don Bosco Centre for Learning and Father Colbert da Silva, Executive Director, Don Bosco.
P.K. Umashankar, Vice President, Customer Service Operations, Ford India, commented, "After the successful launch in Pune last week, we are delighted to come to Mumbai to provide world class automotive training to students in the state of Maharashtra."
He further added, "We are focused to make Ford ASSET program the primary source of trained pool of technicians for Ford dealers and look to expand to more cities in the coming year. With the launch of the program, we have truly created a real asset that will not only help students with better growth and employment prospects but also the automobile industry with skilled workforce."
Ford has so far successfully inaugurated their training facilities in Mumbai and Pune. Their goal is to open ten more facilities in the coming year 2015. The manufacturer plans to provide a solid training centre for students who opt for the Motor Mechanic Vehicle curriculum.


text:
- What do you think is the best style for girls to wear ? Or what is that style that you wish all girls would wear ? Yes I know ..depends on the shape and all that , but generally speaking .. :)
-Please no slutty ones..
- Examples from movies or pictures would be very nice too ,
Thank you :)


text:
Memory on the Mind
November 3, 2002
(was 11.11.2001)
(was 11.11.2001)
Ronald Reagan had it. Jonathan Swift, Iris Murdoch, and, most likely, Ralph Waldo Emerson had it too. Alzheimer's disease is on the rise, and scientists predict that up to one hundred million people will develop it in the next fifty years. In this hour of To the Best of Our Knowledge, the Alzheimer's epidemic, and the science of memory. Also, the secrets behind those annoying songs that get stuck in your head.


text:
A comprehensive resource for safe and responsible laser use
Safety of laser pico projectors
Pico projectors are small video projectors, often battery powered. The light source can use light-emitting diodes (LED) or laser diodes. The remainder of this discussion will be about laser pico projectors.
The MicroVision ShowWX+ laser pico projector is about the size of an iPhone
The laser light emitted from a pico projector is very different than light from a laser pointer. It is much more divergent, since the goal is to display a relatively large image -- not a dot.
Regulatory implications
Any laws and regulations that apply to "lasers" should be careful to define how the term applies to high-divergence laser sources such as pico projectors. For example, a law trying to control laser pointer and handheld laser misuse should exclude laser-based pico projectors. Some sample wording is discussed on the page If you are writing a laser law.
Safety implications
Responsible manufacturers take the safety of laser pico projectors seriously. The unit pictured above is Class 2. This is the same as laser pointers below 5 mW (the U.S. legal limit for selling a laser as a pointer).
Class 2 lasers are considered safe due to a person's blinking, moving or looking away from a bright light. The laser will not cause harm in the time it takes to avoid the beam. However, intentional staring can be unsafe, so use by minors should be monitored -- just as with laser pointers.
More information is available in papers by Dr. Edward Buckley of the University of Cambridge (PDF downloads):
Eye-safety analysis of current laser-based LCOS projection systems
Eye-safety analysis of current laser-based scanned-beam projection systems
Additional resources
Wikipedia page on pico projectors
Pico projector review website


text:
"There is no friend as loyal as a book." – Ernest Hemingway
Iranian Judge Qasem Naqizadeh seems to take Hemingway's words very much to heart as he has started a new trend of sentencing criminals to buying books and reading them instead of doing time in jail.
The country's IRNA book news agency reported that Judge Naqizadeh, in a court in the north-eastern city of Gonbade-e Kavus, has been using alternative sentences to punish criminals instead of confining them to prison cells and rough treatment.
He apparently does so to avoid the effects of spending time in jail, including "irreversible physical and psychological impact on convicts and their families."
Read: Mailman Changes The Life Of A Young Boy Forced To Read Junk Mail
Judge Naqizadeh orders convicted criminals to buy, read and summarize five books, and turn in the written summaries to him. The summaries must include a hadith, which is a statement attributed to the Islamic Prophet, Muhammad.
The judge uses this punishment for underage offenders, including teenagers with no past criminal record or crimes that are negligible. Of course, this sort of punishment can only apply to relatively minor crimes.
His out-of-the-box approach is one that educates culprits instead of causing further damage to their psyches.
Also: You Can Now Buy Books Without Money
When the books are read, they are passed on to the prisons, which keeps inmates busy and thus reduces further arguments and fights in the cells.


text:
Release Date: November 17th, 2017
Not Yet Rated
Plot Summary
Fueled by his restored faith in humanity and inspired by Superman's (Henry Cavill) selfless act, Bruce Wayne (Ben Affleck) enlists newfound ally Diana Prince to face an even greater threat. Together, Batman and Wonder Woman work quickly to recruit a team to stand against this newly awakened enemy. Despite the formation of an unprecedented league of heroes -- Batman, Wonder Woman, Aquaman, Cyborg and the Flash -- it may be too late to save the planet from an assault of catastrophic proportions.
Cast: Ben Affleck, Henry Cavill, Gal Gadot, Jason Momoa, Ezra Miller, Ray Fisher, Amy Adams, Amber Heard
Director: Zack Snyder
Genres: Adventure, Action, Fantasy
Production Co: Atlas Entertainment, Warner Bros. Pictures, DC Entertainment
Distributors: Warner Bros. Pictures
Keywords: Passionate, Quest, Revenge, Pursuit, 2010s, Intense, Mystery


text:
Jet Aviation's aircraft management and charter division for Europe, the Middle East, Africa and Asia was awarded the EASA Continuing Airworthiness Management Organization (CAMO) "Plus" certificate. The certificate will allow Jet Aviation to perform annual airworthiness reviews not only for its management clients, but for other private aircraft operators as well.
Effective September 28, all EU-registered commercial and private aircraft with a maximum takeoff weight above 12,566 pounds/5,700 kg must be managed by a CAMO and their certificates of airworthiness will need to be amended by a renewable airworthiness review certificate (ARC). An organization must have a CAMO "Plus" approval to issue or renew an ARC.
To ensure that it can serve its customers effectively when the new rules go into effect, Jet Aviation has hired three additional maintenance coordinators for a total of nine plus one administrative assistant.


text:
IADIS International Conference Interfaces and Human Computer Interaction 2012
Event Description
The IADIS Interfaces and Human Computer Interaction (IHCI) 2012 conference aims to address the main issues of concern within Interface Culture and Design with a particular emphasis on the affective aspects of design, development and implementation of interfaces and the generational implications for design of human and technology interaction.
This conference aims to explore and discuss innovative studies of technology and its application in interfaces and welcomes research in progress, case studies, practical demonstrations and workshops in addition to the traditional submission categories.
This conference aims to cover both technological as well as non-technological issues related to these developments.
Main tracks have been identified (see below). However innovative contributes that don't fit into these areas will also be considered since they might be of benefit to conference attendees.
Acceptance will be based primarily on originality, significance and quality of contribution.
Topics for this conference include, but are not limited to:
- Affective User-Centred Analysis, Design and Evaluation
- The Value of Affective Interfaces / Systems / Application / Interaction
- Generational differences and technology design
- Measurement of success of emotional technology / interfaces
- Supporting user populations from specific Generations
- Supporting user populations with Physical Disabilities
- Supporting user populations with Intellectual Disabilities
- Creativity Support Systems
- Emotional Design issues / methods / experiences for novel interfaces including tangible, Mobile and Ubiquitous computing,
mixed reality interfaces and multi-modal interfaces
- Usability
- User studies and fieldwork
- Methodological implications of Emotional User St


text:
Electrical layout
Industry leader in electrical CAD software, IGE-XAO develops specific, advanced and high-performance products for the manufacturing, construction and wiring harness design markets.
IGE-XAO provides electrical installation design software to improve manufacturing production costs, time and quality, for the special machines, energy production and shipbuilding industries; SEE Electrical, an intuitive and ergonomic planning package; SEE Electrical Expert for major production lines.
IGE-XAO : electrical CAD software solutions for the building industry.
At the forefront of innovation, IGE-XAO offers construction electricians two complementary electrical CAD software packages; SEE Calculation designs and dimensions the installation, in conformity with NF 15-100 Norms; then SEE Electrical Building creates the installation plans for the electricians.
IGE-XAO : electrical CAD software, a Wiring Harness Design tool
IGE-XAO's 3 electrical CAD software packages are already used by professionals in the civil aviation and transport markets. The Windows based SEE Electrical Harness manages electric cable and wiring schematics with all the power of an electrical CAD programme dedicated to Harness/Cable Assembly design.
More info about Electrical layout


text:
Endometriosis 101: What You Should Know
Endometriosis Awareness Week is designed to get women with the condition talking about the pain they experience during their periods. The campaign's philosophy – 'It's ok to talk. Period.' - encourages women to break down the taboo around this subject and communicate about their periods freely to raise awareness of what endometriosis is, what to expect and what to do about it.
One in ten women in the UK are affected by endometriosis and the condition can be chronic and debilitating, resulting in extremely heavy periods, infertility, fatigue and even bowel and bladder problems.
What is endometriosis?
Endometriosis is a condition where cells similar to those found in the womb lining are also found in other parts of the body, such as the ovaries, pelvic lining or top of the vagina. While these cells normally build up and break down inside the womb, causing bleeding, endometriosis means the blood has no way of escaping. This causes inflammation and pain in the pelvic region as the womb tries to expel the lining.
Here are some answers to the most frequently asked questions about endometriosis.
Q: How do I know if I have endometriosis, is there a way it can be diagnosed?
A: Endometriosis can only be diagnosed through a laparoscopy, a minor surgical procedure that can determine whether there are signs of the condition. While there is no cure for endometriosis, you can find relief for your symptoms with hormonal treatments such as contraception, pain relief or surgery.
Q: Is endometriosis an infection or could it turn into cancer?
A: It is not an infection and cannot be transmitted. It is also not cancer, but all benign tissue in the body has the potential to turn cancerous, so this is also true for endometrial tissue.
Q: Will I be able to get pregnant if I have endometriosis?
A: Endometriosis affecting the pelvic region can impact on your chances of getting pregnant. Around half of women with the condition experience fertility problems. Pregnancy won't cure endometriosis either but some women report that their symptoms are considerably reduced. There are various other factors that could impact your fertility aside from endometriosis, so it's important to be aware of your reproductive health and to practice safe sex.
Q: Are certain people more at risk of having endometriosis than others?
A: Endometriosis usually affects women during their childbearing or 'reproductive' years, when they are menstruating. Around 176 million women worldwide are thought to be affected, regardless of any other factors.
Q: What are some of the most common symptoms of endometriosis?
A: One of the main symptoms is pelvic pain, particularly during menstruation, ovulation and sexual intercourse. Women with endometriosis may experience other symptoms during their monthly cycle, including heavy or irregular periods, fatigue and bowel and bladder problems.
Q: How can I find out if I have endometriosis, where can I go for a diagnosis?
A: It's highly recommended that you visit your GP for a consultation if you think you might have endometriosis. The condition can only be diagnosed with a laparoscopy, a surgical procedure that looks inside the abdomen, as the symptoms alone are not definitive. The procedure is done under general anesthetic, and a small camera is inserted via a small cut near the navel. The surgeon will check for signs of the condition such as cysts and scar tissue.
To find out more about endometriosis and to get support and advice about the condition, you can visit Endometriosis UK.


text:
Call 800-522-2025M-F 8:30am - 7pm EST
Shopping Cart($0.00)
FREE SHIPPING No Minimum Order!
SHOP MARKERTEK EVERYDAY for all of your needs. Free shipping on almost every order placed on our website.Special order & oversized freight intensive items ship at an additional cost. Continental US orders only.
Fast Economical International ShippingMarkertek makes it EASY for our international customers to get their orders!
At check-out you can view our very affordable international shipping rates that are ALL-INCLUSIVE with your GUARANTEED LANDED COST and NO SURPRISE FEES!
*Economy International Shipping delivery time is approximately 7-14 days. Economy International Shipping is available to select countries. Not all products are eligible.
Secure LoginClose X
Returning Markertek Customers
New Markertek Customers
Why Create an Account?
Creating a Markertek account now will save you time on future orders. You'll have full access to your order history and a personalized shopping experience.
Home > Product Categories > Pro-Video > Video Distribution Amplifiers > Analog Video Distribution Amplifiers & Splitters > DVA-1714
Item #: LNX-DVA-1714 MFG #: DVA-1714
List Price:$298.00Our Price:$283.10Quantity Pricing
+ Add to Wishlist + Add to Quote
Recommended Accessories
Cable Managment Straps - 12 Pieces
Item #: TW12
Our Price: $13.50
Checkers FL1X1.5-O FastLane 1 Channel Drop Over Cable Protector - 3 Foot - Orange
Item #: CHK-FL1X15-O
Our Price: $49.00
Chemtronics CCK-1 Compact Fiber Optic Cleaning Kit 1
Item #: CHM-CCK-1
Our Price: $23.29
Laird Belden 1855A HD-SDI Sub-Mini RG59 Straight BNC to Right Angle BNC 23 AWG Sub-Mini Cable
Item #: 1855-B-BRA-3
Our Price: $33.49
LYNX Technik P-TAP 1000 - P-TAP Battery DC Power Cable
Item #: LNX-P-TAP-1000
Our Price: $50.35
The DVA 1714 is a compact general purpose wide band analog distribution amplifier suitable for analog SDTV and HDTV video signals. It can also be used for SDTV Bi-level sync pulses, black reference and HDTV Tri-level sync pulses.Features include an Input clamp with user adjustable gain and cable equalization.LED indications are provided for signal presence and power.
Add Accessories for your DVA-1714:
LYNX Technik XLR 1000 - 4 Pin XLR Battery DC Power Cable
Item #: LNX-XLR-1000
Our Price: $38.95
Rip-Tie CableWrap 1x6 Black 10 Pack
Item #: RT6-10
Our Price: $22.99
TecNec 1694-B-B-3 Belden 1694A SDI-HDTV RG6 BNC Cable 3Ft.
Item #: 1694-B-B-3
Our Price: $17.95
Recently Viewed Items:
Newsletter Sign Up
Weekly email with exclusive deals, unique new products, how-to videos and so much more!
Download the Newest Catalog!
© 2017 Markertek, Division of Tower Products Incorporated • Legal Notice & Code of Ethics


text:
Greetings, Spartans! The Halo Championship Series Season 2 finals are all set to begin on Friday, July 24th, at the Electronic Sports League Studios in Burbank, CA. The teams will be squaring off in a series of rousing games of Halo 2 Anniversary, the remastered version of Master Chief's second console offering. Wikia has all of the information you need to know about the event: the major players, the schedule, the game types, and more.
If this season has been any indication, the finals are going to be riveting. Last year's winners, the Evil Geniuses, are the number one seed with a significant point lead over their contenders after a season of incredible performances. That said, the second-seeded Denial is hot on EG's tail, and the other six teams certainly won't give up without a fight.
Stay tuned for more information about the Season 2 finals!
The Halo Championship Series Season 2 finals are set to take place July 24th-26th, 2015.
(This will be updated as the finals progress.)
Click here to learn more.
Quick Rules
(Taken from the ESL Gaming Info Page)
Match Progress When the cup begins check "My Matches" and contact your opponent via Xbox Live to start the match. Be sure that you are aware of which team should be hosting the lobby to avoid confusion. The higher seed will host the first map. Host will alternate each game until the series is completed. Matches leading up to the Grand Finals will consist of three maps. Whichever teams wins two maps first will proceed to the next round.
Team Colors The higher seeded team will always be Red. The lower seeded team will always be Blue.
Settings Be sure to download all gametypes and map variants from the "Official HCS" file share by adding the account to your friends list. Before a game begins, verify that all of the settings are correct. If a game is hosted with incorrect settings, it will need to be ended and restarted with correct ones. Please check all game mode settings under rules.
Map Rotation The maps and gametypes for each round can be found here.
Score Disputes Both the winning and losing teams should be reporting match scores at the end of each series. If there are any inconsistencies in the reported scores, please contact us via support with valid proof. Team captains are responsible for taking pictures of the post-game summaries or providing video evidence for proper proof. Uploading clips to xboxclips.com is the best way to provide video evidence.
For the complete rules, click here.
Team Profiles
Gametypes and Maps


text:
Disposal of radioactive wastes: proceedings
International Atomic Energy Agency, 1960 - Radioactive waste disposal
From inside the book
33 pages matching estuary in this book
Where's the rest of this book?
Results 1-3 of 33
What people are saying - Write a review
We haven't found any reviews in the usual places.
Biological aspects of disposal of radioactive wastes in marine environments
Fisheries radiobiology and the discharge of radioactive wastes
The CNRN research programme for the study of radioisotope accumulation
24 other sections not shown
Other editions - View all
Common terms and phrases
Acantharia accumulation activity adsorption aguas amount aquifer Arabian Sea Atomic Energy average Bay of Bengal biological bottom caesium calcite cavities chemical coast coastal waters column contamination curies currents d�chets deep water depth desechos radiactivos diffusion dilution discharge dispersion disposal of radioactive distribution effects effluent elements Eniwetok environment equation estuary evacuaci�n evaluation exchange experiments factors fish Fisheries fission products flow formations geologic ground water ground-water Hanford horizontal injection ions isotopes laboratory liquid wastes marine organisms migration mixed layer movement nuclear ocean oceanographic operation otxoaob OTXOflOB Pacific particles permeability phytoplankton plankton plant present problem processes quantities radiation radio radioactifs radioactive contamination radioactive materials radioactive waste radioactive waste disposal radioelements radioisotopes radionuclides reactor river ruthenium salinity salt samples sea-water sediments soil solution sorption specific storage strontium strontium-90 studies surface temperature tests thermocline tracer United uptake velocity vertical water masses


text: Sorting type: Most visited Most visited Alphabetical | See the separate CountryLife Game Wiki, where these pages have been copied and are being expanded Pages in category "Countrylife wiki" " CountryLife has a gift provision, whereby a player can send a free gift to any Facebook friend... CountryLife/Codex/Gift Retrieved from "http://gaming.wikia.com/wiki/Category:Countrylife_wiki?oldid=262344" Ad blocker interference detected! Wikia is a free-to-use site that makes money from advertising. We have a modified experience for viewers using ad blockers Wikia is not accessible if you've made further modifications. Remove the custom ad blocker rule(s) and the page will load as expected. Categories: CountryLife


text:
The Kent Festival of Science
The Kent Festival of Science will unfortunately not be held at Canterbury College this February.
The College have felt that they need to levy a rental charge which would require a rise in ticket prices that the organisers of the Festival are not comfortable with, as we are committed to making science as accessible as posssible to all.
We are currently in negotiation with other potential partners who share this view, and hope to be able to announce a new date for the Festival in Canterbury very soon, possibly as early as Easter of this year. Do watch this space for updates.
The Kent Festival of Science is a non profit making organisation.


text:
18 years ago
Mozilla has implemented several extensions to CSS (e.g. -moz-border-radius), HTML (e.g. <blink>), HTTP (e.g. maybe -Moz-Layout-Mode), and so on. We need to document these. I guess the first step is to list all the extensions... Maybe a new bug needs to be broken out for each relevant component and assigned to that module's owner, with this bug as the parent dependency?
Comment 1•
18 years ago
There's some info in: http://lists.w3.org/Archives/Public/www-style/2000Apr/0033.html bug 3935
Comment 2•
18 years ago
Steve, is there any chance that the doc group could create a "mozilla extensions to CSS" document? Or facilitate the open source creation of one?
Accepting bug for now, changing product to Documentation. Can't wait to document "blink"! We'll solicit help from the mozilla doc community, and I'll reassign as appropriate.
Comment 4•
18 years ago
Moving to "Web Developer" component, since this documentation is for people who write websites more than for those who write Mozilla itself... <blink> - HTML extension Introduced in: An earlier version of Netscape Navigator Standard Compliant Equivalent: <span style="text-decoration: blink"> Syntax: <blink> </blink> Description: An inline level element with blinking content.
Comment 5•
18 years ago
Sorry for the spam. New QA Contact for Browser General. Thanks for your help Joseph (good luck with the new job) and welcome aboard Doron Rosenberg
Comment 6•
14 years ago
-> nobody
Comment 7•
4 years ago
Between MDN and various specs that have arisen since 2000, I'd say this is WFM.