text:
|Publication number
|Publication type
|Publication date
|Jun 25, 1974
|Filing date
|Oct 5, 1972
|Priority date
|Oct 5, 1972
|Also published as
|Publication number
|Curley J, Donahue T, Franklin B, Martland W
|Original Assignee
|Honeywell Inf Systems
|Export Citation
|BiBTeX, EndNote, RefMan
|Referenced by (64), Classifications (7)
|External Links: USPTO, USPTO Assignment, Espacenet
United States Patent 1191 Curley et al.
[111 3,820,078 June 25, 1974 MULTI-LEVEL STORAGE SYSTEM 3,618,041 11/1971 l-lisashi Horikoshi 340/1725 3,670,309 6/1972 Amdahl et al. 340/1725 3.675.215 7/1972 Arnold et al 340/1725 3,699,533 10/1972 Hunter 340/1725 [75] Inventors: John L. Curley, Sudbury; Thomas J. 3,723,976 3/1973 Alvarez et al 340/1725 Donahue, Huson, both of Mass; Wallace A. Martland, Nashua, NH; Primary Examiner-Paul J. Henon Benjamin S. Franklin, Boston, Mass. Assistant Examiner-Melvin B. Chapnick I73] Assigneet Honeywell Information systems, 4ttfirrtfiy, Agent, or Fzrm-N1cholas Prasmos; Ronald Inc., Waltham, Mass. [22] Filed: Oct. 5, 1972 57 ABSTRACT [21] Appl. No.: 295,301 A multi-level storage system providing multiple levels of storage comprising a high-speed low capacity storage device (butfer store) coupled serially to successive (g1. IeveIs of Iower Speed, higher capacity storage devices [58] Fieid 340/172 5 including means for varying key physical buffer store parameters such as mapping, replacement algorithm, and buffer store size. The buffer store is capable of [56] Rderences (med being accessed in a plurality of modes, each mode UNITED STATES PATENTS being under the dynamic control of a program being .238.5l0 3/1966 Ergolt. Jr 340/ l72.5 executed. An additional mode under control of the software or a switch in the maintenance panel is also he a B1 3,525,985 8/1970 Melliar-Smith 340/1725 pmv'ded for bypassmg the buffer memory 3,541,518 11/1970 Bell et al I. 340/1725 40 Claim, 15 Drawing Figures CPU H .F
c CONTROL l 113 a 105 1 T.- 1017.; 5 7 l g i 1 I X l 102 E BUFFER STORE STORE :F omEcromr I l llI|IIl I I a 1' I 106 lb 1015 l 4' gum l I 2 11111 yenl I i BUFFER STORE I03 I l U CONTROL I snlsllli l l I 1 114 l l 1|||1i|| l E "6 I 1 J 1 lb b 4 m1?? I i." I smart I I gUFFER I 'r E T0 E I I meniowr I b l T l l "-404 l I 4- 131 0 P4 H I 1 mm 3 l I STORE I I "2 g 1 I E 1 Il7- L I01" W IOC PATENTEU 9 820.078
SHEET 02 0F 13 ZSI 2027 2037 2047 205) 2067 Row COLUMN 0w w WMA bI'Is bit I0,II bit |9,2O bit 25,27, 25, 29,30 bII 3| 1* 24 BITS 25| 252 25 254 255 25%6B'TS257 258 259 260 7 7 f f I 7 v v v v PARITY BCF 2 2 ROW LowER ROW uPPER g 0 L L u u T K BUFFER ERROR COUNT FIEL0 25o VALID BIT ILowER MOST SIGNIFICANT I/2 PAGE VALID BIT 2 LowER LEAsT SIGNIFICANT I/2 PAGE VALID BIT IuPPER MOST SIGNIFICANT 1/2 PAGE vALIo BIT zuPPER A LEAsT SIGNIFICANT I/2 PAGE ACTIVITY BIT (LEAsT RECENTLY USED BUFFER BANK) 0K, I=sooo CELL O=BAD cE L F/G, 25
I000 BXXXX5O n axxxxxx BxxxxII axxxxsI IoII |Ol2 sxxxxoo IOZI PR/w? ART PATENTEDJUH25 III-II 3.820.078 SHEET on or I3 490- I W W ADDRESS SEI EcTIoN W CEW I O O O O I A029 E 5 UPPER BANK S 5 I F g 7 I I I s W W W W I s a a a WU 1 D {5) D D 8 2 O l 2 6 I I AGE 6% 4OI PAGE I I M I2BDDLLIMNS I MODULE 402,? I I I ADDRESS SELECTION CE I I L I D D LOWER BANK D D T 0 5 I W W I I O 0 g g ADDRESS I j I s s E 5 FROM I 5 5 LOWER I g 9 2 I l MODULE I 4 a O 4 I 3O4L I +PASEI2S- *PAGEGST I I I I 304I I I I UPPER BANK 403 j LOWER BANK 404 T J T I ADDRESS SELECTION cE R R 53 ROW FIELDS 305 U U p 405 P F/G. 4 R R O C W 406 W L L 0 O W W CONTROL BITS LLPAGE I27 I PAGE I PAGE I28 PAGE 2 PATENTED JUN 2 5 i974 sum 'osnr1a MODULE FADDRES 59o-- I ADDRESS SELECTION CE F L fi W W W W I S g UPPER BANK S 8 II A029 I D D D D 5 5 7 1 w w w w 0 0 O O I R R R R I D D D D I I 2 E 8 2 I A029 l/2 PAGE I28 50! V2 PAGEJ L PAGE IT UPPER I H \4 HIT LOWER MODULE M128 COUJMNS II 502;
l T I I DEPOPULATED BOARD 1 l I g I l L M E 1 I DEPOPULATED BOARD 504 i ADDRESS SELECTION cE R R 8, l3 Row BITS fii soso g 505 g R R 8 506 L L O O W W CONTROL BITS L v2 PAGE 1 V2 PAGE I28 l/2PAGE 2 PATENTEDJUIIZS I974 3; 820.078 sum as HF 13 604U\ ADDISS I I ADDRESS SELECTION CE W F 2 A029 D D D D I I I f 8 UPPER MODULE 7 I I 5 I l I II II II II I R R R R 2 2 D D I I 8 8 2 I WW 0 I EI/2 PAGE I28 L VS PAGE I I l/Z PAGE I MODULE I 602w I I ADDRESS SELECTION CE HIT LOWER w W W W I MODULE E g 8 8 L I I 5-3 5 o 0 UPPER MODULE I I I I 5 '7 9 3 I I g 3 w w I 6I3 I R R g 8 FROM I P (I) g O I LOWER I I Z 9 0 4 4 e I BANK I I I -I/2 PAGE-256 I C I I I F? I I I 1/2 BANK LOWER MODULE 603 I L I T we BANK LOWER MODULE 604 I ADDRESS SELECTION g B 6050 605- w w B B F/G. 6 DIRECTORY R R 63 8 Sos-- L L O O W W CONTROL BITS I/2 PAGE 256 V2 PAGE I 1/2 PAGE 2 PAIENTEflJuuzs I974 sum 07 0F 13 ADDRESS WORD I WORD 2 1E C WORD 7 WORD 8 I 0 7 L N K K m N N T A A C B E B H R R S E E w w M u u E R 2 4 D Q 6 D I I A Q A W SOS WORDSOS P W R S WORD5 2 ADDRESS SELECTION WORD5 9 PAGE 65 H2 LOWER BANK WORD O WORD5 4 M I/2 LOWER BANK ADDRESS SELECTION ROW LO D m I 7 W2 A E m ROWUP ROW S Y VI wlll R R B O 0 5 T6 L O C 0 E7 E? R R R T I I N E E D D C w Lm MULTI-LEVEL STORAGE SYSTEM HAVING A BUFFER STORE WITH VARIABLE MAPPING MODES BACKGROUND OF THE INVENTION I. Field of the Invention This invention relates generally to computer multilevel storage systems and more particularly to storage hierarchies having a high speed low capacity storage device coupled to successive levels of lower speed, high capacity storage devices.
2. Description of the Prior Art The storage hierarchy concept is based upon the observed phenomenon that individual stored programs, under execution, exhibit the behavior that in a given period of time a localized area of memory receives a very high frequency of usage. Thus a memory organization that provides a relatively small size high speed buffer at the central processing unit (CPU) interface and the various levels of increasing capacity slower storage can provide an effective access time that lies somewhere in between the range of the fastest and the slowest elements of the hierarchy and provides a large capacity memory system that is *transparent" to the software.
To date all noteworthy storage level implementations of the invisible storage hierarchy storage system have consisted of the IBM 360/85, 370/l55 and 370/I65 which consist of two levels of storage, the first level of storage consisting of a high speed solid state buffer termed a cache memory, high speed associative logic techniques and high speed control logic to control the fully interleaved two by four by eight way, second level stored. The second level store in the 360 system is bulk core storage and in the 370 systems can be either bulk core or metal oxide semiconductor integrated chips (MOSIC). A general description of the system/370 model 165 (cache memory) can be found on pages 214-220 of a book by Harry Katzen, Jr. entitled Computer Organization and the System 370 and published in I97] by Van Nostrand Reinhold Company. The IBM 360/85 is described generally on pages 2-30 of IBM System Journal, Volume 7, No. 1, I968.
Some mapping schemes for buffer store can be found in an article by CJ. Conti on storage hierarchies entitled Concepts for Buffer Storage and published in Computer Group News, March I969, pages lO-l3. Briefly a sector mapping scheme is described which requires large scale associative techniques of large scale integrated content-addressable memories (LSICAM) implementation or discrete logic type implementation; this technique is utilized in some of the 360/85 systems. Two and four level set associative algorithm techniques for buffer store mapping are utilized in the 370/l55, I65; these techniques are also described in the above mentioned Conti article and may be implemented by a two or four level ranked comparator implementation. Memory block replacement in all cases is of the least recently used (LRU) block type, whereas a least he quently used (LF U), a working set, and a first in-first out (FIFO) arrangement may be utilized for replacement algorithms.
In prior art buffer store systems of which the Applicants are aware the buffer store performs local and store operations in one mode upon command from the central processing unit (CPU). Whenever a CPU performs a load operation and the addressed information resides in the buffer store, the buffer store presents the information to the CPU at the higher buffer memory speed. If the addressed information does not reside in buffer store, control circuitry in the buffer store effects a transfer of a block of information from main store (MS) to buffer store and gives the CPU the requested information from this block. For CPU store operations, the information is sent from the CPU to MS. If the addressed location for this store operation is in the buffer, then that buffer store location is also updated.
It is sometimes desirable to completely by-pass buffer store when for some reason or another it becomes inoperable; or it is sometimes desirable to reduce the buffer memory size where the customer's needs permit lower performance in order to effect lower cost. Moreover in solving certain problems the full cache" mapping technique is not necessary and a full block load need not be loaded into buffer store subsequent to each read miss.
OBJECTS It is an object, therefore, of the invention to provide an improved multi-Ievel storage system.
It is another object of the invention to provide a device having a multi-Ievel storage system capable of multi-mode mapping of buffer store.
It is still another object of the invention to provide a device having a muIti-Ievel storage system capable of dynamically bypassing buffer store.
Yet another object of the invention is to provide a device having a multi-level storage system wherein the buffer store capacity is variable.
Other objects and advantages of the invention will become apparent from the following description of the preferred embodiment of the invention when read in conjunction with the drawings contained herewith.
SUMMARY OF THE INVENTION The foregoing objects are achieved, according to one embodiment of the instant invention by providing for multiple levels of storage comprising a high speed low capacity buffer store coupled serially to successive levels of lower speed, higher capacity devices, and includ ing means for varying key physcial buffer store parameters such as mapping, replacement algorithm and buffer size.
A buffer store module normally is arranged in two modules of I28 columns each, with each column capable of storing one block of information comprising 32 bytes per block. The buffer store has means for operation in normal mode generally referred to as 128 X 2 X 32, i.e. two modules of I28 columns each storing one block per column. Another mode of operation is the I28 X 2 X 16 wherein the buffer store has two modules of I28 columns each column storing one/half a block, i.e. 16 bytes, per column. Another mode of operation is the 256 X 2 X 16 mode wherein the buffer store has two modules of 256 columns, each column containing half a block of infonnation, l6 bytes. The normal mode loads and accesses the backing store modules for either 16 or 32 bytes; thus giving a micro programmer greater flexibility for individual instruction performance optimization in micro programming. A Non-Allocate Mode 8 byte fetch where 4 byte-groups are temporarily stored in Cache in a mode which forces all Cache references to miss." Finally a mode is provided so that the buffer store may be completely by-passed.
BRIEF DESCRIPTION OF THE DRAWINGS This invention will be described with reference to the accompanying drawings wherein:
FIG. 1 is a block diagram of an overall view of the invention illustrating the multi-level storage system and controls thereof.
FIGS. 2A and 2B are block diagrams illustrating address arrangements utilized by the invention.
FIG. 3 is a more detailed block diagram of the major components of the invention.
FIGS. 4, 5, 6 and 7 are detailed logic block diagrams illustrating features of the invention.
FIGS. 8a through 8d are logic block diagrams of the marking and mode selection structures of the inventlon.
FIG. Se is a logic block diagram of mode selection of the invention.
FIG. 9a shows timing diagrams of the invention.
FIG. 10 is a prior art schematic diagram showing the conventions for signals and symbols utilized in FIGS. 8A-8E.
DESCRIPTION OF A PREFERRED EMBODIMENT General Referring to FIG. 1 there is shown in diagram format a multilevel storage system providing for multiple levels of storage comprised herein of the buffer store 104 and the main (back-up) store 101. The buffer store memory 104 is typically a semiconductor bipolar random access memory array of 8l92 bytes. The cycle time of the buffer memory is typically 150 nanoseconds having a typical access time of 95 nanoseconds. The main store 101 is normally a four-way interleaved random access memory comprised of four MOS memory modules 101A D. The main store is typically organized so that 32 consecutive bytes are spread over the four storage units 101, i.e. location 0 is in storage unit l0l A; location 8 is in storage unit 101 B, etc Cycle time of the main memory 101 is typically 0.8 microseconds. It can be readily observed that the buffer store I04 is a high speed memory which is several times faster than the main memory (back-up) store.
A buffer store directory 105 is utilized to store high order bits of addresses of the data that is stored in buffer store 104. The buffer store directory 105 comprises typically an array of 128 X 36 bits and has a cycle time of 150 nanoseconds with an access time of 95 nanoseconds. The buffer store 104 has as its main function the storage of the contents of those parts of main store 101 currently being used by the processor; there fore the processor can fetch a great majority of the information it needs by accessing the high speed buffer store memory 104. When the program shifts its operations from those requiring the information from that portion of main memory currently in buffer store memory to those operations requiring information currently residing in another portion of main memory, then that portion of main memory is loaded into the buffer store memory. The main store sequencer 102 (which is the subject of another invention invented by others at Honeywell Information Systems Inc. and is the subject of another application) provides the interface between the main store 101 and the buffer store control 103.
Data paths 106, 107, 108 and 109 between the modules of the main store and between the main store 101 and the main store sequencer 102 are 8 bytes wide which may change to 16 bytes; moreover data paths 114 and 115 between the main store sequencer 102 and buffer store 103, between buffer store control 103 and buffer store memory 104, and between the main store sequencer 102 and the input/output control unit IOC. (not shown) are 8 bytes wide. Data paths from the central processing unit CPU (not shown) and the buffer store control unit are also typically 8 bytes wide; however data path 113 from the bufier store control unit to the CPU is four bytes wide. Data paths 116 from Buffer Store Control to Buffer Store Memory are 8 bytes wide. Other data paths 111 and 112 provide data transfer from the IOC (not shown) to main store sequencer and vice versa respectively.
Because individual stored programs in back-up store (in this instance main store 101) which are under execution at a given time are generally to be found in a localized area or in areas dispersed throughout the available memory of main memory 101; that area is more likely to be in buffer store memory 104 during current program execution and by accessing the currently required information from buffer store memory 102, the effective main storage access time is significantly reduced.
The input/output control unit IOC (not shown) does not directly reference the buffer store memory 104, but rather it communicates with main store 101 via main store sequencer 102; consequently the buffer store 104 is purged whenever store operations are made into memory locations currently being executed and contained by the buffer store 104.
In the storage hierarchal system of FIG. 1, only two levels are shown, buffer store 104 and main store 101, although many other levels may be used. Generally the highest level store is termed the local store, sometimes also known as the cache memory, whereas the lowest level store is known as the backing store. The highest level store has generally the fastest access time but also generally has the smallest storage capacity. In FIG. 1, since there are only two levels of storage the cache corresponds to buffer store memory 104 and the backup store corresponds to main store 101. Each storage device in the hierarchy is partitioned logically into blocks b,., each block being comprised of 32 bytes. The buffer store in normal mode is typically organized into two 128 column modules (see later discussion). Each column of buffer store may contain one block of information consisting of 32 bytes. The main store 101 may contain many blocks b, of 32 byte information arranged in columns and rows.
Referring now to FIG. 2A there is shown a block diagram of an address structure 200 utilized to address the buffer store memory 104. The structure of FIG. 2A is an address of the system, that identifies an address space in the buffer store I04 and relates that buffer address to an address in main store 101. The address structure 200 is typically 24 bits in length. It begins with bit 8, because prior bits are not pertinent to the address. Address field 201 comprises bits 8 through l0 a total of 3 bits. Address field 201 is a reserved address space to provide additional addressing capacity for addressing from an expanded main store. Row address field 202 consists typically of bits 11 through l9 a total of 9 bits; whereas column address field 203 consists typically of bits through 26 a total of 6 bits. Double word address field 204 consists typically of two bits numbered 27 and 28; word address field 205 consists typically of one bit numbered 29', and byte address field 206 consists typically of two bits 30 and 31. (The functions of these address fields will be described infra.)
Referring now to FIG. 2B there is shown a typical structure of an address space 250 typically contained in a portion of buffer store directory 105. The address space 250 is typically 36 bits in length and typically comprises a four bit parity field 251, a two bit buffer count field 252, four validity one bit fields 253 256, a twelve bit row lower field, a 12 bit row upper field, a one bit activity field 259, and a one bit OK field 260. Column field 203 (FIG. 2A) is used to address buffer store directory 105; by utilizing bits 27 and 28 together with column field 203 the buffer store 104 may also be addressed; row field 202 of address space 200 is used for comparison to row lower field 257 and row upper field 258 which are resident in buffer store directory 105. A successful comparison is herein termed a hit and indicates that the required information of main memory whose address resident at the row field 202 of address space 200 is also resident in buffer store and is located in a column of buffer store [04 designated by column field 203. The parity field 251 is utilized to ascertain the correctness of information contained in the address space 250. A parity bit is formed on the following bit fields: buffer count field 252, valid bit fields 253, 254. 255. and 256, and OK field 260. When reading a directory word, parity is checked against these bits. On the remaining 24 bits the three parity bits are checked when reading, and regenerated when writing into the directory. The buffer count field 252 stores possible error occurrences with respect to a particular buffer store directory location. Three error occurrences are stored and permitted and on the fourth error occurrence that particular location in the buffer store directory to which reference is made is invalidated. Validity bits 253 and 255 point to row upper location while validity bits 254 and 256 point to row lower locations, and are utilized to indicate the validity of data contained in the referenced location. For example, when a hit (successful compare) is made in buffer store directory. the validity bits for that location are also exam ined; if a logical l is present the data in buffer store is valid and may be utilized, but ifa logical "0 is present it indicates that the data in buffer store is not valid or representative of the comparable data in main store because of possible alteration of that main store location by an input/output (I/O) unit or because of other errors or it has never been loaded. The activity field 259 indicates the least recently used upper or lower rows in the buffer store directory and is utilized as part of the algorithm that selects a location to write in new data when a no hit (unsuccessful compare) occurs. The OK bit 260 indicates that the word associated with it has no errors i.e. the word 250 has not been invalidated by an error field. A logical 1" indicates the error count has not been exceeded; a logical 0" indicates errors.
Referring now to FIGS. 3 and 4, the CPU 306 issues an address comprising bits 8-29 of FIG. 2A together with a command for action by the buffer store system 300. The issued address is stored in memory address unit 307m which contains storage flip-flops, decode logic appertunent logic circuitry (not shown) and generates signals, by means known in the art, for addressing generally the data upper module 304U, data lower module 304L, and the buffer directory module 305. (The data upper and lower modules 304U and 304L are more detailed views of buffer store memory 104 of FIG. 1.) Bits 20-26 of FIG. 2A are utilized to address the buffer directory module 305, bits 20-29 are utilized to address the data buffer modules 304U and 304L. (note the reuse of bits 2026 for this purpose) and bits 8-l9 are utilized for comparison via compare unit 308 to information stored in buffer directory module 305. Referring to FIG. 4 the data upper and lower modules 304U and 304L are further subdivided to upper and lower banks 401, 402 and 403, 404 respectively; whereas buffer directory module 305 is further subdivided into row upper fields 405 and row lower fields 406. Each of the data in row upper and lower fields 405 and 406 which comprise information arranged in row upper and lower fields 258 and 257 respectively in accordance with word type 250 of FIG. 2B, are compared in comparator 308 to the data contained in the row address field 202 of word type 200 issued by the CPU 306. lfa successful compare hit" results, it may be a hit upper or a hit lower, indicating that the successful compare was with row upper 405 or row lower 406 respectively of buffer directory module 305 and that the information desired is in buffer store in the data upper module or data lower module depending on which row (upper or lower) of the buffer directory the hit" occurred. (Note that a hit in row upper or row lower" of the buffer store directory indicates the information is in either the upper or lower module 304U or 304L respectively but does not indicate the rowi.e. bank upper or bank lower-within the upper or lower module.) When a hit occurs one word comprising 8 bytes of data may be read out into selector 308 from any one of the data module banks. However it will be noted from prior description that while data from the CPU to the buffer store is over an 8 byte path (used generally for write operations into buffer), data from the data buffer store to the CPU is transmitted over a path only 4 bytes wide (used typically in reading from buffer and supplying information to CPU). Moreover it will be noted from FIG. 4 that each upper and lower module 304U and 304L respectively are further organized into I28 columns, each column capable of holding one block of information i.e. 32 bytes. Each upper and lower module 304U and 304L respectively is further subdivided into upper and lower banks (i.e. rows of the upper or lower module) 401, 402, 403, and 404 respectively, having the same I28 columns as the data modules 304U and 304L, but each column of each bank contains two words, i.e. 16 bytes; hence each bank (i.e. row of each buffer store module) contains 2048 bytes, with each data module containing 4096 bytes, and with the entire buffer store memory 108 containing 8l92 bytes.
Assuming, for example, that a hit upper occurs in the directory 305 referencing word 51] in upper bank 304U, and the CPU has requested a read operation, i.e. desires 4 bytes that currently reside at the addressed location, and moreover desires the first 4 bytes of word 511 located in upper bank 401 of upper data module 304U. (If a full 8 bytes were needed as in write operations, bits 27, 28 would be utilized thus addressing the entire upper module 304U.) In this example, address bit 29 of FIG. 2A is not set, ie is represented by a logical hence a low signal representing address bit 29 and AND gate 407 provides an enabling signal on one of the terminals of AND gate 407 and a disabling signal on one terminal of AND gate 408. Hence with the upper banks of upper and lower modules 304U and 304L respectively, selected, and with address bit 29 not set therefore referencing 4 bytes on the same column of two different modules i.e. words 511 and 512, a conflict results since at this juncture there is no way of knowing whether or not to dleiver 4 bytes from the upper bank of the upper module or the lower module. The conflict is resolved by AND gates 410 and 411 respectively which has an enabling signal on one or the other of the gates depending upon which module upper or lower is referenced by the hit in directory 305. In this instance AND gate 410 is enabled, since the hit referenced the upper module, and the first four bytes of word 511 are selected. Note that logic circuitry 490 is the upper bank selection circuitry of upper and lower modules, 304U and 304L whereas logic circuitry 491, only a part of which is shown since it is similar to logic circuitry, 490, is lower bank selection circuitry for upper and lower modules 304U and 304L. The next 4 bytes are selected by initiating a new operation by the CPU wherein the address is the same except address bit 29 which is the ls complement of its state during the previous operation. When a write operation is requested an 8 byte word is required and this is selected by circuitry to be later described utilizing bits 27, and 28 of double word field 204.
When a no hit condition is encountered the data requested by the CPU is not in the buffer store and must be retrieved from main memory 301. Since main memory 301 is comprised of 4 modules 301A-301D, and since a block of information is normally 4-way interleaved with 8 bytes in each of the main memory modules, each of these modules must be accessed in order to retrieve a block of information. During the first access from one of the main memory modules 30lA-301D, 8 bytes of data are obtained and loaded into the buffer store at an address selected by the CPU through data switch 315; also 4 bytes of data are delivered to the CPU through data switches 315 and 31] respectively. The address is then incremented and another main memory request is made and another 8 bytes of data are loaded into the buffer store but 4 bytes more are not delivered to the CPU as in the previous cycle; this procedure is repeated 2 more times (a total of 4 accesses) until one block of information has been written into buffer store and a word (one-eighth block) of information has been delivered to the CPU. To obtain the remaining information the CPU will continue to address buffer store but because an entire block of information has been delivered to buffer store, a hit will result and the information will then be delivered from buffer store without making further access to main memory 301 (assuming that it has not been purged by the l/O)v The CPU addresses the buffer directory 305 through [/0 address and control unit 312 and 2 X 1 switch 310. The 2 X 1 switch 310 permits the use of two addresses, one for the main memory 301 and the other for the buffer directory 305 with only one address being directed to the buffer directory of main memory.
Referring again to FIG. 3, CPU 306 addresses the buffer directory module 305, via memory address unit 307. Memory address unit 307 is also utilized to address the adjust counter 350 and the 2 X 1 switch 310. When the CPU directs that data be written into the buffer store or into the main memory modules data write switch 315 is utilized to select the proper unit. The CPU 306 may desire data from either the buffer store having data modules 304U, 304L, or from main memory 301 and the selection is accomplished by a data read switch 31 1. Sometimes it is necessary that the IOC unit 307 address buffer store address control unit 312; this is accomplished by a 2 X 1 switch 310 which determines whether the CPU-306 or IOC-307 will be permitted to adjust the buffer directory module. If there is a conflict it is resolved through the priority resolution unit 351 in cooperation with the buffer control unit 303.
The main storage sequencer (MSS) generally de noted as 300A is the subject of another invention as hereinbefore mentioned and is included herewith for completeness and as background for the instant invention. An MSS control 352 is utilized to determine whether or not main memory is busy and to store and issue signal acknowledging request to main memory and providing information as to the current status of main memory. It also typically communicates with priority resolution unit 351, address counter 350, and data read switch 311. Reconfiguration unit 353 receives signals from the CPU and according to their request maps main memory 301 into various modes via main memory module switch 354. Address control unit 350 is under MSS control and is utilized to gate the 1/0, CPU, or buffer store addresses, to the main memory 30!.
Referring now to FIG. 5 there is shown a second mode of operation of the buffer store memory system 300. When a user can trade off some speed and capacity in order to realize some economic benefits the mode sometimes called 128 X 2 X 16 is utilized. In this mode of operation there is half the buffer memory size of the previously described normal mode. For ease of understanding FIG. 5 has been arranged similar to P10. 4; however, it will be noted that no lower banks exist in upper and lower modules 504U and 504L respectively. Hence there is 2048 bytes in upper bank 501 and 2048 bytes in upper bank 503 resulting in a total of 4096 bytes for the buffer memory 104. The terminology, again for convenience, of buffer store directory 505D has been left similar to the terminology of buffer store directory 305 of FIG. 4 since both make reference in accordance to fields 257 and 258 of address space 250 contained in buffer store directory rather than making reference to the buffer store memory 104. The information in row upper 505 and row lower 506 of buffer store directory 505D, however, do make reference to buffer store memory 104 and is utilized as previously described. It will be noted by further examining upper banks 504U and 504L respectively that there are l28 columns in both upper banks but each column is now capable of storing only a half of block or 16 bytes since the depopulated boards 502 and 504 are not utilized. The operation of this mode is similar to the normal mode previously described, however, there are only two accesses to either the upper or lower module be cause only a half of block of information need be read or written into cache in any one column of any one module. The word selection circuitry 590 of FIG. 5 is also different from the word selection circuitry 490 and 491 of FIG. 4 since only half the circuitry is needed to select the reference upper bank in either the upper or lower module. The mode of FIG. is fixed at the factory and provides faster speeds since only l6 bytes need only be accessed in any column thus requiring half the number of accesses by the buffer.
The mode of operation depicted in FIG. 6 is known as the 256 X 2 X l6 mode. Referring to FIG. 6 the upper and lower modules 604U and 604L are each arranged in 256 columns, each column capable of storing one 8 byte word. In other words each bank 601, 602 of upper module 604U has a capacity of 2048 bytes with each bank being 128 columns wide. The two banks, although shown in vertical relation one to the other in order to relate more easily to the other modes, are actually better pictured as arranged continuously from column 1 to column 256 with 8 byte words I and 2 in column 1 and 8 byte words 1023 and 1024 in column 256. The lower module 604L may be similarly pictured. The directory 605D in this mode utilizes the entire memory space alloted to it whereas in previous modes it will be noted that only half the memorys space alloted to it was utilized. The remaining elements such as the logic selection circuitry 690 and 691 is similar to that of FIG. 4. On a hit condition utilizing this mode of appropriate referenced column 1 through 256 is accessed 4 bytes of data is given to the CPU in the read mode. On a no hit condition main memory is accessed only twice and each time 8 bytes of data is loaded into the buffer store memory with 4 bytes being delivered to the CPU during the first MS access. Whereas this mode, the 256 X 2 X I6 mode, arrogates to itself the advantages of the 128 X 2 X [6 mode and eliminates the capacity disadvantage, it is nonetheless sometimes desirable to have the capability ofloading or delivering from any referenced column either a full block or a half a block depending upon the requirements of the programmer. The mode of FIG. 7 the 128 X 2 X 32/16 mode is capable of performing in this manner.
Referring to FIG. 7 the upper module 704U has an upper and lower bank 701, 702, however, each upper and lower bank is further subdivided in capacity resulting in two on half upper banks each having a capacity of one half the full bank. This division is effected in all banks of all modules. The remaining elements of FIG. 7 the selection circuitry 790 and 791 and the directory 705D are similar to the normal mode of FIG. 4. Thus the micro programmer has the modes of FIGS. 4, 6, and 7 to manipulate as the requirements of the micro program dictate. The mode of FIG. 5 as previously noted is predetermined and fixed at the time the system is acquired; however, it may be converted to the modes of FIGS. 4, 6, nd 7 by including the required additional lower banks and the selection circuitry therefor.
Referring now to the FIG. 10 there is shown a prior art diagram of various circuits in order to illustrate the conventions utilized herein. In order to simplify the multitude of complex logic circuits required in a design of a specific computer and to automate the preparation and reading of such design plans once the design has been approved, PLEXEDIT listings of logic functions (i.e. logic signals) are utilized. From such PLEXEDIT listings detailed logic block diagrams such as shown on FIGS. 8A through 8E may be prepared, or logic block diagrams once designed, PLEXEDITS may be prepared. The technique for reading PLEXEDIT listings and utilizing them is described in book 3 of a book entitled Computer Fundamentals, copyrighted 1969 by Honeywell Inc. FIG. 10 does not represent any specific circuit of the invention but a description of it and the conventions utilized will enable the person of ordinary skill in the art to read FIGS. 8A through 815 and practice the invention.
A signal BXXXXXX is applied at input terminal 1000. The signal has been given the name BXXXX XX where B and l or X may be any letter or numeral; generally the first two characters in this case BX specify a major and minor logic area or a major logic area and a logic function. In this instance, B indicates the major logic area belonging to the buffer store. The third, fourth and fifth X's are reserved to specify the function (i.e. logical signal), and this function name may be varied according to the needs of the designer. The next to the last character, in this particular instance the sixth position, provides information as to the state of the signal i.e., whether or not it is an assertion or negation. For example, when the signal BXXXXXX passes through AND gate 1001 and and through amplifier 1002 there is a first assertion. This first assertion is indicated by the next to the last character which in this case is a l (assertions are indicated by an odd number of the next to the last character and negations are indicated by an even number of the next to the last character). Following the BXXXXXX through AND gate 1003 and through another amplifier 1004 there is a second assertion indicated by the next to the last character which is a 3; as the signal continues and divides first through AND gate 1005 and then through amplifier 1006 there is another assertion indicated by the number 5 in the signal named BXXXXSO which indicates this is the third assertion of the signal. From the output of amplifier 1004 it is noted that the signal also divides and passes through AND gate 1009 and then through amplifier 1010 which again is the third assertion but now it is at a second level of the circuit and that level, in this case, is a I; had there been a third level also the last character would have been a 2 and so on. Now the original signal BXXXXXX which is applied to input terminal 1000 is also applied to AND gate 1011 and Inverter I012 producing a first inversion of the signal with this name and now shown as BXXXXOO; the next to the last character is now a 0 indicating a first negation. As the signal continues through AND gate I013 and inverter 1014 a second negation arises which is identified by the second to the last character being a 2 in the signal name BXXXXZO.
Some further conventions shown on FIG. 10 and utilized in this disclosure follow. A filled in circle 1018 represents an internal source whereas a square such as 1019 represents an output connection pin. A small circle 1000 indicates an input connecting pin (except on the end of an amplifier, in which case it indicates an inverter). A square 1020 connected as shown on FIG. 10 indicates a flip-flop having output terminals 1021, 1022 to indicate the state of the flip-flop depending on which one is high. AND gate 1015 has two input terminals whereas the other AND gates shown have one input terminal. (Generally AND gates have more than one input terminal; however the single input AND gates are utilized herein to indicate that the signal is loaded similarly to a double input AND gate).
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT Referring to FIG. 8B there is shown a partial logic block diagram for dynamically selecting the mode of operation of the invention. (Similar logic block diagrams maybe utilized for selecting the mode desired). More specifically, there is shown memory circuit 812E which comprises one module of the buffer store memory. AND gates 801E and 802E are ORed together to the input terminal of amplifier 803E whose output terminal is coupled to memory circuit 812E. This portion of the input circuit to memory circuit 812E utilizes bits 22 through 26 (see FIG. 2A) to address the appropriate column of the memory circuit 812E. The appropriate address shown as input bits (22-26) is applied to AND gates 8015 and 802E. Whether or not memory circuit 812E is addressed by the CPU unit or I/O unit is determined by the input signals CPAGAT and I/O AGAT which may be applied to AND gates 801E and 802E respectively. When the CPAGAT signal is high and the proper address is presented to AND gate 801E, it indicates that the CP is addressing the memory module 812E. Similarly, if the signal l/O AGAT is high with the appropriate address applied to AND gate 802E it indicates that the HO unit is addressing the memory module 812E. Conflicts between the CP and the are resolved by priority resolution unit 351 or FIG. 3, which is the subject of an invention in application Ser. No. 295,33l entitled Memory Store Sequencer by John L. Curley et al. filed on the same date as the instant application and assigned to the same assignee as the instant invention.
Once the appropriate column is selected it has previously been shown in connection with FIGS. 4, 5, 6 and 7 whether the word is in the upper or lower bank. How many bytes are delivered to or abstracted from buffer store depends also on the mode of operation previously described. FIG. 8E shows how this mode selection may be made. For example, if the 128 X 2 X 32 mode is desired wherein a 32 byte load is to be loaded or abstracted from buffer store, a function indentified as 8823210 is high; when other appropriate signals are also high on the same AND gate the mode of operation will be I28 X 2 X 32. When it is desired to operate in the I28 X 2 X 16 mode a signal identified by the name 8821610 must be high. (See Table 1). Referring to FIG. 8E it will be noted that AND gates 804E and 80615 are the CP and I/O addressing gates for the 128 X 2 X 32 modes i.e., when signal B823210 (the 128 X 2 X 32 mode signal) gate is high and signals CPAGAT and CPA20 (bit 20 on FIG. 2A) are also high, and AND gate 804E is enabled and the CP has access to the buffer store for a single 16 byte word. (It will be noted by referring to FIG. 2A that bit 27 of block 204 denotes a double word (32 bytes) whereas bit 20 of block 203 denotes a single word (4 bytes). If on the other hand the input signals on AND gate 806E are all high that is the signals [/0 AGT, (l/O enabling signal) I/O 20 (bit 20), and B823210 (128 X 2 X 32 mode) are high, then AND gate 806E is enabled and the [/0 unit has access to the buffer store at the appropriate address previously addressed (as described supra) for a single word. By utilizing this analysis the other modes of operation may be also determined, since the physical and logic circuitry is similar in the lower buffer store module.
Referring now to FIGS. 8A through 8D, Exhibit I through VI and Table l (infra), there is shown logic block diagrams for mask control that controls the writing of data in the appropriate row (i.e., upper or lower bank) of the appropriate data module (i.e., upper or lower buffer store).
It will be noted that Table I and the Exhibits 1 to V refer to the various portions of buffer store and its organization in coded numerals and/or letters. The code is explained by reference to FIG. 4. Referring to FIG. 4 the upper module 304U of buffer store memory 104 is buffer module 1, whereas the lower module 304L is buffer module 2. The upper banks of buffer module 304U is row 1, or row upper whereas the lower bank of buffer module 304U is row 2 or row lower. Similarly, the upper bank of module 304L is row 1, or row upper and the lower bank is row 2 or row lower. 16 bytes are stored in a given row of a given column of a given module. Hence, a Hit 1 indicates a match has been made with a 32 byte word stored in buffer module 304U; whereas a Hit 1 upper indicates a match has been made with a 16 byte word stored in the upper bank (row upper) of upper module 304U (module 1).
It has been previously shown that data is stored in the buffer store in various modes. One mode is the I28 X 2 X 32 i.e. 128 columns each containing 1 blocked (32 bytes) of data; there being two buffer memory modules, each having 128 columns. (See pages 11 and 12 of this disclosure). Since each 16 bytes of each column forms a row, in a full block of 32 bytes there are 2 rows in a given column. It has previously been shown how to access any column and any 16 byte or 32 byte word in any of several modes. It was moreover shown that write channels have a maximum capability of writing a word 8 bytes wide. However, it is often necessary to write only a portion of a word one byte wide or 2 bytes wide up to 8 bytes wide. To do this it is necessary to develop mask fields 0 through 7 to mask out unwanted fields in order to write or read only portions of words. Referring therefore to those portions of FIGS. 8A, 8B, and 8C which are within the dash dot lines and are designated as d and also to Exhibit I, there is shown the logic block diagrams and logic expressions respectively for develoing the initial conditions for replacing row 1 in buffer 1. Referring specifically to Exhibit I there is shown the logic expressions for generating a function (i.e. signal) BIWES (Buffer One Write Enable Set) Exhibit II shows the logic expressions or conditions for generating a function BZWES (Buffer Two Write Enable Set). These functions are similar and are similarly generated but pertain to different buffer modules. It will be noted from Exhibits I and II that there are 8 paragraphs in each of the Exhibits and each paragraph sets out the condition for generating the BlWES or BZWES function depending on whether Exhibit 1 and Exhibit 11 is referred to. The conditions of each statement represent the input signals of an AND gate and these AND gates are ORed together to feed an amplifier for generating the BlWES or BZWES signal.
To illustrate the foregoing refer to Exhibit I paragraph 1 which is a statement that says when validity hit one lower (VlL) and validity bit one upper (V1U) is a logical zero and when an activity bit (ACTB) is also logical zero and when an OK bit is a logical one then the function BIWES is generated. However, if VlL and V1U are both logical zero another signal BV1SZ10 (Buffer Validity Bit 1, Set to Logical Zero) may be gen-
|Citing Patent
|Filing date
|Publication date
|Apr 25, 1975
|Nov 1, 1977
|Data General Corporation
|Memory access technique
|Feb 17, 1977
|Apr 11, 1978
|Honeywell Information Systems Inc.
|Cache write capacity
|Feb 18, 1977
|Apr 11, 1978
|Honeywell Information Systems Inc.
|Error detection and correction capability for a memory system
|Aug 19, 1976
|Sep 19, 1978
|Fujitsu Limited
|Buffer memory control device having priority control units for priority processing set blocks and unit blocks in a buffer memory
|Aug 19, 1976
|Dec 5, 1978
|Massachusetts Institute Of Technology
|Packet memory system with hierarchical structure
|Dec 22, 1977
|Jun 5, 1979
|Honeywell Information Systems Inc.
|High speed buffer memory system with word prefetch
|Dec 22, 1977
|Jul 10, 1979
|Honeywell Information Systems Inc.
|Private cache-to-CPU interface in a bus oriented data processing system
|Mar 10, 1977
|Nov 6, 1979
|Compagnie Internationale Pour L'informatique Cii-Honeywell Bull
|System of coherent management of exchanges between two contiguous levels of a hierarchy of memories
|Dec 22, 1977
|Mar 25, 1980
|Honeywell Information Systems Inc.
|Round robin replacement for a cache store
|Dec 6, 1978
|Jul 15, 1980
|General Electric Company
|Programmable energy load controller system and methods
|Dec 22, 1977
|Jul 22, 1980
|Honeywell Information Systems Inc.
|Word oriented high speed buffer memory system connected to a system bus
|Dec 11, 1978
|Aug 12, 1980
|Honeywell Information Systems Inc.
|Cache unit with transit block buffer apparatus
|Jan 22, 1979
|May 19, 1981
|Honeywell Information Systems Inc.
|Cache unit bypass apparatus
|Jun 5, 1980
|May 3, 1983
|Texas Instruments Incorporated
|Hierarchial memory system with microcommand memory and pointer register mapping virtual CPU registers in workspace cache #4 and main memory cache
|Jun 30, 1978
|Aug 16, 1983
|Bunker Ramo Corporation
|Dynamic disk buffer control unit
|Mar 31, 1982
|Aug 7, 1984
|Honeywell Information Systems Inc.
|Multilevel cache system with graceful degradation capability
|Aug 3, 1981
|Sep 18, 1984
|Burroughs Corporation
|High speed microinstruction execution apparatus
|Nov 24, 1981
|Apr 16, 1985
|General Electric Company
|Method and apparatus for controlling distributed electrical loads
|Aug 3, 1981
|Aug 6, 1985
|International Business Machines Corporation
|Method and system for handling sequential data in a hierarchical store
|Mar 26, 1985
|Apr 12, 1988
|Fuji Xerox Co., Ltd.
|Memory control device
|Jan 9, 1984
|May 24, 1988
|Wang Laboratories, Inc.
|Reconfigurable memory system
|May 28, 1987
|May 23, 1989
|Bull Hn Information Systems Inc.
|Cache resiliency in processing a variety of address faults
|Jun 23, 1989
|Dec 3, 1991
|Digital Equipment Corporation
|Defect tolerant set associative cache
|Oct 30, 1989
|Feb 25, 1992
|Intergraph Corporation
|Cache providing caching/non-caching write-through and copyback modes for virtual addresses and including bus snooping to maintain coherency
|Jan 25, 1989
|May 19, 1992
|Nec Corporation
|Queue device capable of quickly transferring a digital signal unit of a word length different from a single word length
|Oct 3, 1990
|Jul 7, 1992
|Bull S.A.
|Method of using the memory in an information processing system of the virtual addressing type, and apparatus for performing the method
|Oct 25, 1989
|Sep 8, 1992
|Hitachi, Ltd.
|Single chip cache with partial-write circuit for transferring a preselected portion of data between memory and buffer register
|Apr 21, 1992
|Apr 13, 1993
|Hitachi, Ltd.
|Single-chip-cache-buffer for selectively writing write-back and exclusively writing data-block portions to main-memory based upon indication of bits and bit-strings respectively
|Feb 25, 1991
|Sep 26, 1995
|International Business Machines Corporation
|Buffer bypass for quick data access
|Mar 2, 1994
|Feb 25, 1997
|Eec Systems, Inc.
|Method and device implementing software virtual disk in computer RAM that uses a cache of IRPs to increase system performance
|Sep 28, 1994
|Jun 3, 1997
|Intel Corporation
|Programmable high watermark in stack frame cache using second region as a storage if first region is full and an event having a predetermined minimum priority
|May 31, 1996
|Jun 29, 1999
|Eec Systems, Inc.
|Method and system for coherently caching I/O devices across a network
|Apr 10, 1996
|Aug 3, 1999
|Sun Microsystems, Inc.
|Graphic system for masking multiple non-contiguous bytes having decode logic to selectively activate each of the control lines based on the mask register bits
|Apr 27, 1999
|Apr 9, 2002
|Superspeed Software, Inc.
|Method and system for coherently caching I/O devices across a network
|Oct 1, 1999
|Aug 13, 2002
|Stmicroelectronics, Inc.
|Cache memory store buffer
|Jan 16, 2002
|Nov 18, 2003
|Superspeed Software, Inc.
|Method and system for coherently caching I/O devices across a network
|Feb 18, 2000
|Apr 27, 2004
|Hewlett-Packard Development Company, L.P.
|Cache connection with bypassing feature
|Jul 28, 2000
|Sep 14, 2004
|Marconi Communications, Inc.
|Method and apparatus for storing data using a plurality of queues
|Oct 10, 2003
|Mar 21, 2006
|Superspeed Software, Inc.
|Method and system for coherently caching I/O devices across a network
|Apr 8, 2004
|May 2, 2006
|Superspeed Software, Inc.
|Method and system for coherently caching I/O devices across a network
|Nov 22, 2004
|Sep 19, 2006
|Superspeed Llc
|Method and system for coherently caching I/O devices across a network
|Sep 8, 2004
|Apr 7, 2009
|Ericsson Ab
|Apparatus for storing data having minimum guaranteed amounts of storage
|Mar 6, 2013
|Feb 23, 2016
|International Business Machines Corporation
|Low latency data exchange
|Nov 27, 2012
|Mar 1, 2016
|International Business Machines Corporation
|Low latency data exchange
|Oct 10, 2003
|Apr 22, 2004
|Superspeed Software, Inc.
|Method and system for coherently caching I/O devices across a network
|Sep 8, 2004
|Feb 10, 2005
|Hook Joseph A.
|Independent shared memory accounting
|Nov 22, 2004
|Mar 24, 2005
|Superspeed Software, Inc.
|Method and system for coherently caching I/O devices across a network
|Mar 17, 2011
|Jul 7, 2011
|Panasonic Corporation
|Buffer memory device, memory system, and data reading method
|Nov 27, 2012
|May 29, 2014
|International Business Machines Corporation
|Low latency data exchange
|Dec 15, 1977
|Jul 6, 1978
|Honeywell Inf Systems
|Feb 14, 1978
|Aug 24, 1978
|Honeywell Inf Systems
|Speichersystem mit fehlerfeststell- und korrekturmoeglichkeit
|Dec 14, 1979
|Aug 6, 1980
|International Business Machines Corporation
|Multilevel storage hierarchy for a data processing system
|Oct 29, 1980
|Jun 3, 1981
|International Business Machines Corporation
|Store-in-cache mode data processing apparatus
|Oct 29, 1980
|Mar 16, 1983
|International Business Machines Corporation
|Store-in-cache mode data processing apparatus
|Dec 10, 1980
|Dec 23, 1981
|Ncr Co
|Cache memory in which the data block size is variable.
|Dec 10, 1980
|Feb 18, 1985
|Ncr Corp
|Cache memory in which the data block size is variable.
|Mar 31, 1988
|Oct 5, 1988
|Nec Corporation
|Cache controller with a variable mapping mode
|Mar 31, 1988
|Sep 5, 1990
|Nec Corporation
|Cache controller with a variable mapping mode
|Oct 19, 1989
|Jul 4, 1990
|International Business Machines Corporation
|Cache bypass
|Oct 19, 1989
|Mar 20, 1991
|International Business Machines Corporation
|Cache bypass
|Jun 19, 1991
|Jan 2, 1992
|Dell Usa L.P.
|Computer system having a selectable cache subsystem
|Jun 19, 1991
|Jun 16, 1993
|Dell Usa Corporation
|Computer system having a selectable cache subsystem
|Sep 22, 1982
|Apr 14, 1983
|Western Electric Co
|Cache memory using a lowest priority replacement circuit
|Nov 14, 1983
|May 24, 1984
|Storage Technology Corp
|Adaptive domain partitioning of cache memory space
|U.S. Classification
|International Classification
|Cooperative Classification
|European Classification


text:
User Summary
Solitaire Chess is a puzzle game by ThinkFun (of Rush Hour fame). On a 4*4 board, a number of chess pieces are laid. The aim is to capture all the pieces exept one. The player may only make moves that result in a direct capture. All pieces are the same color and can capture each other without restriction.
This version of Solitaire Chess includes 400 puzzles split into four difficulty levels, compared to only 60 for the physical toy it is based on.

subset: commoncrawl


text:
Why Families Are Important
The following is the text from an email I sent out to the Family Enrichment Prayer Team I have at church. It's a group of people who have committed themselves to praying for the young families at church and be intentional about lifting up the classes and events we offer for families.
Why Families Are Important!
Things seems to be settling into a good groove with our latest family enrichment initiatives. Why is what we're doing in the family ministry so important? Most churches have bible classes for kids, so what makes ministering to families different?
I have spent the nearly ten years I've been in ministry trying to come up with the best way to articulate an answer to this question. The best reason I have come up with is this:
No context carries as much potential as a family
to show a child what the good life in Christ looks like.
You heard that right, even above a church, a family has greater potential to impart a lasting, vibrant and maturing faith. George Barna has done one research study after another about how church programs and Sunday services do not leave as deep an impact as a home with spiritual formation as it's focus.
So what does this mean for us? It means in order for us to have the greatest impact possible, we have to be reaching and equipping the parents. We cannot assume that because parents are bringing kids to church that there is faith formation happening in the home. Unless we are training parents how to connect what happens at church with what happens in the home, we leave a greater chance that our efforts, 1 hour each week, will not be maximized towards lifelong discipleship.
So keep on praying for our families. Take one to lunch. Find out what their lives are like and ask what they really need. Help them navigate living out their faith amid busy schedules and competing voices telling them what's truly important.
Thank you for your investment in our families. It IS making an eternal impact!
Helping Children Grieve
This morning in Bible class, a little boy needed a bandaid. Something simple to fix with just a quick trip to the first aid kit. But something more than healing an owie occurred.
He was hurt and in his hurt he needed help. He needed to know he was going to be taken care of. He needed to know that the pain was not going to last forever.
While his grief was not over anything major like the loss of a pet or loved one, the root of those feelings are the same. Grief.
Deep sorrow over an owie cannot be compared with the lasting pain of losing a parent or sibling but how we address them are the same. Reassurance. Care. Presence. These cost us nothing but go a long way towards helping children walk through a process of finding healing from their wounds – both emotional and physical.
Becoming a Spiritually Healthy Family – Week 2 Response
Do I have to answer these questions? As I read this week's chapter, I was somewhat dreading the questions at the end of the chapter. I knew they would require a raw authenticity that is uncomfortable. In looking at the parenting style overviews from this chapter, I see myself (dys)functioning to varying degrees in each one – in different ways.
Michelle Anthony provides a glimpse into the next six chapters with an overview of each dysfunctional parenting style. Included are quotes you might hear from someone that parents with that particular style. Her frank assessment of each style might leave you feeling as if it were a bit harsh but the conclusions she draws about how a child raised that way could end up are not too difficult to agree with.
If you have been keeping up with the readings each week, I encourage you to chime in with your answers in the comment section below. It's not too late to go back and complete week 1 and if you need an overview of what this book club is all about, click here!
- Which dysfunction best describes how you were parented?
- How has that dysfunction shaped the person and parent you are today?
- What potential flaws in your character or in the way you interact with others need healing from this dysfunction?
- In what ways has God redeemed that dysfunction? In what ways can He use its manifestations in your life for good?
- What dysfunctions do you see yourself repeating in your role as a parent? In what ways are you compensating for your parents' dysfunction by swinging the pendulum the other way?
- How will you submit these things to God, your Father, today?
Anthony, Michelle (2015-01-01). Becoming a Spiritually Healthy Family: Avoiding the 6 Dysfunctional Parenting Styles (pp. 31-32). David C. Cook. Kindle Edition.
Josh's Answers
- This question and number 5 might be the most difficult ones to answer. The good news in response to this question is that I have watched as God has been redeeming my parents' parenting styles and I know they recognize some of the dysfunction in how they raised me. That being said, I was parented with a combination of the "Criticizing" and the "Absentee" parenting styles. Neither one neatly describes either of my parents but there was a fair amount of criticism as well as times when I wish my parents were more present. Thank goodness that my parents know a God that doesn't give up on them and have allowed Him to continue working in their life to redeem and reconcile.
- The way these flaws have shown up in my own life are through approval seeking. I think I reacted as a young child through a need to gain approval by "being good." I was motivated by knowing I had acted rightly and would be praised for doing a good job. I see this in my own parenting in that I want to be (and be seen as) a good dad. I get approval when I feel I am doing a good job as a father.
- The approval seeking shows up in my ability to overwork. My tendency to escape into my tasks (absenteeism) and to look on what others are doing, especially my children, and place expectations (criticizing) that are too high are the two main flaws which need healing.
- When I get into my "critical mode" I feel a deep conviction over how I may be crushing the spirits of my little girls. He calls into check just how important it is that things be done my way. When I get so involved in my work that family time suffers, he calls me back to center (sometimes not so gently) and gives me the chance to refocus on what is lasting.
- As Michelle Anthony describes in the chapter, grown children can adopt the style of their parenting or they can reject it and choose it's opposite. I do find myself having both of these tendencies at times. Again, I don't feel that I fall neatly into one category. As she quoted parents from each of these dysfunction genres, sadly, I heard my voice. The pendulum does swing back the opposite way though and I feel this is God's way of bringing balance to my life as as way of redeeming things. When I respond without criticism or press into my family instead of withdrawing from them, he is redeeming these qualities.
- I think the act of submitting these to Father happens with every decision. I have to ask him to catch me quickly when I fall back into these traps. When I'm not in the moment, my prayer is that he would prepare my heart to reject those dysfunctional parenting styles and when I'm in the moment, criticizing or being tempted to withdraw, to remind me that he has something better planned. This is where the decision to surrender is both most difficult and most rewarding.
So, anyone else want to take a risk? How would you answer these questions in response to Chapter Two from Becoming a Spiritually Healthy Family?
Becoming a Spiritually Healthy Family – Week 1 Response
Becoming a Spiritually Healthy Family by Michelle Anthony
There are bookshelves full of resources claiming to help people achieve the abundant life. Our first week's reading of Becoming a Spiritually Healthy Family, bursts the bubble that claims that we can do anything to attain it. If you want your family to have an "abundant life" you must purse Jesus first. Pursuit of him leads to abundant life while pursuit of abundant life leads to dysfunction.
My take away from this week's reading is that pursuing abundant life leads to dysfunction because my view of what abundant life is gets skewed in so many ways it neglects the bigger picture that only God knows. As I begin to see my life as a part of His story, and begin living according to the script that God has written, His abundant life will become attainable because it is a bi-product of following Jesus.
Below I have listed the reflection and response questions from Chapter 1 and my responses underneath. I invite you to take a stab at transparency and answer them for yourself in the comments! I look forward to reading your thoughts
Reflect & Respond Questions from Chapter 1
Take assessment of your life and the lives of your family members right now. In what areas have you coveted another's script? In what ways have you attempted to play the role of Director in your own life?
Rate yourself today on a scale from 1 to 5 (1 – "ceased to live" or "dysfunctional living and 5 – "living the abundant life"). What factors have contributed to this number?
What is most difficult for you in the process of "staying on script"?
What do you want or need to say to a God who continues to accomplish His plans despite your childish demands?
Where does your family need an intervention from God right now?
Josh's Answers
- When I look back at my own life events, I have "coveted another's script" any time I feel like I've been dealt a bad hand. I'm currently the only full-time staff member at our church and when I was hired, this was not what I envisioned. To be honest, there's been a temptation to bail out of a difficult situation to try and pursue a "more abundant life" elsewhere – taking on the Director role of my own life. As my wife and I look at how our life's circumstances have been orchestrated though, seasons of difficulty have always brought us into greater clarity of God's purpose. Being faithful to him – allowing Him to be the Director – has always paid off.
- 4 – There still remains a need for me to release the areas where I want to maintain control. I really do feel that I am, for the most part, living out a life that pursues God as first in charge of my life but the tendency remains for me to try and manipulate things to go my way.
- The most difficult thing for me in the process of "staying on script" is believing that my part is important enough. I really second-guess sometimes whether what I am doing makes a difference or is just something I enjoy. Trying to follow his lead and direction for my life is difficult when seeing how it is impacting the Kingdom is not easily visible.
- "God, keep doing what you're doing – even if it hurts. Catch me quickly when I try to take over your seat in the Director's chair and put me back where you want me reading your own script."
- (This is a tough question to answer publicly!) They need their dad/husband to lead. I am a leader and set the spiritual climate in my own home. Sometimes I convince myself that because my life, in general, is characterized by service in the Kingdom that the spiritual climate in my home will experience the blessings of this. In reality, my actual spiritually formative emphasis at home lacks enthusiasm. It's there but it could take shape much more creatively and energetically than it is currently does.
Again, I invite you to respond in the comments below with your own answers! Thanks for sharing!
Some people were talking about my wife…
And I admit, I listened.
I thought about interrupting them but I wanted to hear what they were saying about her. Usually I am not the type of person who will listen in when someone is talking about someone else, however, I couldn't help it because…
…every word they were saying was true.
Today as I sat in my office at church, I had my door open and a couple ladies were out in the main office chatting and I heard Krista's name. My ears perked up, I stopped what I was doing and I eavesdropped.
What they said made me proud.
My wife is currently participating in a Bible class at church and the class participants share emails throughout the week as they process the material. The two ladies are both enrolled and were discussing what Krista had shared. I don't know what she wrote in her email to them but apparently it was inspiring. They went on to talk about her insight and giftedness and I couldn't help but smile from ear to ear. On this occasion, they were not complimenting her to me, rather sharing about how she had blessed their lives without knowing that their praises were blessing me. I was immediately reminded of Proverbs 31:
She always faces tomorrow with a smile.When she speaks she has something worthwhile to say,and she always says it kindly.She keeps an eye on everyone in her household,and keeps them all busy and productive.Her children respect and bless her;her husband joins in with words of praise:"Many women have done wonderful things,but you've outclassed them all!"Charm can mislead and beauty soon fades.The woman to be admired and praisedis the woman who lives in the Fear-of-God.Give her everything she deserves!


text:
General Contractors
Is your basement wet and damp? Does the floor or walls get wet ever time it rains and you can't stand it? Does your basement need a make over, or do you have a parent or family member with years of collecting in their basement that needs to go? We can handle manny of these issues. We offer free estimates, true honest quotes, and 100% customer satisfaction.
Call for a free estimate and quality service at a fair price.
We also specialize in basement wall and floor sealing.
Dry lock or epoxy as well as smoothing Pitted, and sloped floors.
Sump pump and drain tile repairs
Glass block and egress windows
Window wells
Buried sump lines
Rubbish removal
Basement cleanout...


text:
Women's Merino Wool Zip Neck Top - 240gAUD$159
Light weight merino zip neck for all seasons. Great for sport and adventure but also wonderful to wear around at home or for a walk to the beach. Stylish shape for a great look zipped up or zip down and thumb holes to keep your hands warm in cool conditions.
Please note this item is sized for unisex so it may be larger than you are expecting. Please check the sizing chartunisex


text:
The Procussions
5 Sparrows For Two Cents
Product Details
- May 30, 2006
- Hip Hop & Rap
- 857229001017
- 2.8 oz
- new (we only sell new items)
- Rawkus Records
- Mr. J. Medeiros; Stro The 89th Key; Resonant
- Afrobots; Ahmad Jones (of 4th Avenue Jones); DJ Vajra; Renee Altson; Talib Kweli (of Black Star + Reflection Eternal); Tara Ellis
- Stro The 89th Key (of The Procussions)
Rawkus is back, and will be staying true to what gave them their shine in the first place: breaking new artists. Well, the Procussions aren't new, but new to most, and the trio of Stro, Mr. J, and Rez are here to make sure they're never forgotten with their second full-length "5 Sparrows for 2 Cents." Features the hit single "The Storm".


text:
A resident of Munich, Germany is being charged with libel after he insulted shooter Ali David Sonboly when he was carrying out a vicious attack on a shopping mall that left 9 people dead. Thomas Salbey is the man accused of insulting the shooter and the video of him insulting Sonboly went viral shortly after.
Sonboly began his attack by shooting adults and children at a McDonald's.
Many praised Salbey for standing up to Sonboly who had pointed the gun in his direction and attempted to shoot him, but a spokesman for the Munich prosecutor confirmed the libel charges.
The preliminary investigations indicate that Salbey's diatribe against the shooter had no affect on the timeline of events that day. Mr. Weinzierl, the prosecutor said the charges will likely include claims of insults to the detriment of the dead.
A court review will likely be completed in no time. Sonboly took shelter in a car park which was located above the mall during the shooting. After the shooter gunned down nine people and severely injured sixteen others, Salbey threw a bottle at the shooter to try and stall his violence.
The two men profusely argued while Salbey threw the word "wanker" around and asked "what the fuck you think you're doing?" Sonboly said, "Because of you I was bullied for 7 years and now I have to buy a gun to shoot you." Salbey retorted back, "A gun? Fuck off".
The shooter ended up committing suicide and turning the gun on himself. Salbey will likely have to pay a fine. This issue has inflamed tensions in Germany. Over 2,000 people appeared in Dresden this past Monday night to march on behalf of the Patriotic Europeans Against the Islamization of the West (PEGIDA) movement.
#PEGIDA @ #Dresden auf dem #Neumarkt 01.08.2016 pic.twitter.com/z0OKpYyEAc
— PEGIDA OFFICIAL (@OFFICIAL_PEGIDA) August 1, 2016
Protesters were unhappy and held German flags and posters that read "No more solidarity – it is Bullsh*t!", "Kick throat cutting terrorists and Islamist crowd out of Germany!", and "Merkel Must Go!"
This man should be praised a hero. Not charged with a crime.


text:
Decorating your home doesn't have to feel overwhelming – and it doesn't have to be hugely expensive. There are many ways that a single purchase or a single action can have a huge payoff. Let's look at five ideas that offer just that. 1. What have you done for your walls lately? Your walls are a blank canvas that can easily be utilized. You may choose to paint all of them or a single wall for a bold accent, or you can wallpaper them. These days there are many wall clings that install in less … [Read more...] about 5 Decorating Ideas That Have a Huge Payoff
4 Holiday Gifts to Help Family and Friends Save Energy
Giving gifts that help the recipient save energy are great options for two reasons: they'll save money and you'll be helping them save the environment. We've come up with four great gifts that will accomplish both of these goals. 1. Under-door draft stoppers Draft catchers go under doors to prevent warm air from escaping and cool air from coming in. These are particularly important in older homes that generally have doors that aren't completely flush with the floor. Whenever cool air is … [Read more...] about 4 Holiday Gifts to Help Family and Friends Save Energy
Drapes for Bay Windows
You may find it easy enough to find window coverings for your standard windows, but when it comes to specialty options – like drapes for bay windows – you may find yourself in a pinch. We've compiled this guide to help you find the best options within your budget. This is a guide – but there are no rules While we will give you some advice on how to add window treatments to your bay windows, remember that there are no hard and fast rules. Your goal is to find the best window treatments that … [Read more...] about Drapes for Bay Windows
A Guide to Patterned Window Panels
There are many incredible advantages to installing patterned window panels, but it can often be difficult for non-professionals to understand the terminology they need to make the right choice for their home. Half Price Drapes has put together this handy guide to give you everything you need to know about these delightful, colorful options. What's in a pattern? Most people understand that patterns are decorative designs, but how do they apply to window treatments? There are literally … [Read more...] about A Guide to Patterned Window Panels
4 Decorating Tips for Beginners
You want to freshen up the look of your home but you don't know how. You want a serious upgrade but you don't want to take out a second mortgage to do it. The great news is that you don't need a degree in interior design, or a million bucks, to improve the look of your home. Check out these beginner tips for decorating your home. Focus on the first impression The first impression your guests have when they enter your home will be a lasting one, so make sure it's one you want to make. You can … [Read more...] about 4 Decorating Tips for Beginners
Child Friendly Fall Décor Tips
Are you ready for some unique fall décor ideas? If you have kids, or frequently host children in your home, you'll love the article Welcome Fall with Simple and Stylish Décor Tips that are Child Friendly recently posted in the Wayne County Journal-Banner. Check out our favorite tips below. Child-friendly window coverings Window coverings that utilize cords can create a serious risk of strangulation to both infants and young kids. Not all window treatments are created equal when it comes to … [Read more...] about Child Friendly Fall Décor Tips


text:
Product Code: DSS2723
The elegant Calanna Grey Oak and Lucia Dining Set makes a bold, stylish statement in any modern home. The Grey Oak veneer chunky table top is complemented beautifully by the four glass legs that support the Calanna Dining Table. The glass is tempered strengthened glass to ensure durability and has been certified to BS6206. This eye-catching dining table is 180cm long, 90cm wide and 75cm high, large enough to comfortably seat 6 to 8 people.
The accompanying stylish Lucia Dining Chairs are comfortable and modern, upholstered in hard-wearing yet luxurious faux leather in a choice of 6 colours - classic Black, modern White, funky Putty Grey, Latte Beige, Espresso Brown and trendy Mulberry Purple. Their shapely contemporary legs are finished in brushed metal and are elegantly tapered.
Customer service was excellent. They delivered exactly when they said they would. Product is of excellent quality. I cannot recommend Danetti highly enough :) H Garnett, London
More Danetti Videos
Here at Danetti, we offer a free swatch service on a variety of our hard finishes and on an unlimited number of our soft materials. Because we are based online, this is an ideal opportunity for you to really touch, feel (and even smell!) the materials and really see the quality of colours we have to offer.
Having a swatch sample allows you to match colours to your existing interior and even create mood boards of themes and colours for future home projects. This is all so you are able to make a well informed decision when selecting a gorgeous piece of furniture for your home.


text:
Super Real Mahjong P7
Challenge Etsuko Toyohara
Win at least one match with a baiman hand or higher. Once the requirement is fulfilled after defeating the third opponent you will unlock the fourth character Etsuko Toyohara.
Contributed By: DingoEnderZOE2.
Know Something We Don't?
You can submit new cheats for this game and help our users gain an edge.
Have We Been Fooled?
You can submit a problem report for any non-working or fake code in the lists above.


text:
Create a Bone-Chilling, Horror Movie Poster on Photoshop!
Marty Geller, Blue Lightning TV Photoshop!
- 0.5x
- 1x (Normal)
- 1.25x
- 1.5x
- 2x
Horror Movie Poster12:59
About This Class
Photoshop CC 2015 tutorial showing how to design and create a powerful, horror movie poster.
Class Projects See All
No projects have
been added yet
No projects have
been added yet
No projects have
been added yet
No projects have
been added yet
4 of 4 students recommendSee All
Marty Geller does an excellent job of laying out all the steps to produce this poster. Clear and precise. Nice work!
Marty Geller, Founder and Director of Blue Lightning TV, has had a long career providing on-air and print work for the television and entertainment industries. Clients include NBC, ABC, CBS, VH-1, numerous advertising agencies, national magazines, recording labels and major book publishers. His television work includes "Late Night with Conan O'Brien", "Saturday Night Live", "Dateline NBC", "Today", VH-1 and Paramount Television. Marty has designed record album covers, book jacket covers and logos. His illustrations have appeared in "Psychology Today", "New York" and on theatrical posters that have appeared on Broadway and The Kennedy Center for the Performing Arts in Washington, D.C.. Marty has received Emmy Awards for his work in television and numerous awards for his work in Print.


text:
We are currently living in exciting times. Not only is the mobile fraternity being treated to a host of new smartphones, but those smartphones are also being treated with some of the most advanced and coming of age operating systems that only fit the bill for such devices.
We have a number of companies like Apple, Samsung and Sony currently imposing their authority over the market. However, a number of other names are also coming up in recent times to try out their luck in the market and eventually challenge the might of the other big names.
Two smartphones currently appearing in the same league are the new Oppo Find 7 and the other LG G Pro 2 that are now features in the market as newcomers.
While Chinese maker Oppo has a lot depending on the Find 7 handset, the G Pro 2 is probably LG's own take on the likes of Samsung Galaxy S5 and the latest Apple iPhone. However, it still remains to be seen how both of them eventually.
So if we are to take both the smartphones together and pit them together for a comparison, where do you think both of them will stand in the race? We take a look at a comparison between both.
Oppo Find 7 Vs LG G Pro 2: Operating System
Not much to choose from in this respect since both the devices come running on the Google-based Android operating system. However, the LG G Pro 2 has the upper hand since it runs on the Android KitKat operating system, as opposed to Oppo Find 7's Jelly Bean offering.
Recommended: Samsung's Galaxy Premiere Event 2014: Watch Galaxy Tab S Launch Event Live Here
Oppo Find 7 Vs LG G Pro 2: Display and Dimensions
The Oppo Find 7 sports a 5.5-inch IPS LCD capacitive touch screen, while rendering 1440 x 2560 pixels resolution. The device's overall dimensions measure up to 152.6 x 75 x 9.2 mm, while it weighs in at 171g.
The LG G Pro 2, on the other hand, sports a slightly greater 5.9-inch True IPS+ LCD capacitive touch screen, while rendering 1080 x 1920 pixels resolution. The device's overall dimensions measure up to 157.9 x 81.9 x 8.3 mm, while it weighs in at 172g.
Oppo Find 7 Vs LG G Pro 2: Camera
The Oppo Find 7, in terms of camera, offers a 13-megapixel primary camera with Sony Exmor IMX214 BSI sensor, alongside autofocus and dual-LED flash. There's also a secondary 5-megapixel 80 degree wide angle sensor camera at the front for all your selfie needs.
The LG G Pro 2, on the other hand, sports a similar 13-megapixel primary camera, sporting a pixel resolution of 4208 x 3120 pixels, with autofocus and LED flash. The device also has a secondary 2.1-megapixel camera on board that's more than enough for conducting video chats.
Oppo Find 7 Vs LG G Pro 2: Processors
While the Oppo Find 7 is equipped with a 2.5 GHz quad core krait 400 processor and Qualcomm Snapdragon 801 chipset, its LG counterpart powers up the G Pro 2 via a slightly lesser 2.26 GHz quad core processor.
Oppo Find 7 Vs LG G Pro 2: Storage and RAM
The Oppo Find 7, in this respect, offers 3GB of RAM with the devcie arriving in an 32GB internal memory variant. Also, there's the option to expand the device's memory up to 128 GB as an external microSD slot for additional memory has been provided.
The LG G Pro 2, on the other hand, offers a simialr 3GB of RAM while offering the device in 16/32 GB internal memory variant. Also, the device's memory can be further extended upto 64 GB as an external microSD slot for additional memory is also present.
Recommended: LG G3 Available Online Unofficially on eBay India at Rs 67,999
Oppo Find 7 Vs LG G Pro 2: Battery
While the LG G Pro 2 juices up the KitKat-powered device via a 3200 mAh battery, the Oppo Find 7 is powered by a somewhat lesser 3000 mAh battery.
Oppo Find 7 Vs LG G Pro 2: Price
While the Oppo Find 7 is set to be priced at Rs. 37,990, the LG G Pro 2 comes sporting a price tag of Rs. 45,400.
Oppo Find 7 Vs LG G Pro 2: Verdict
By now you must have seen how similar both the devices are in terms of their specs. However, if indeed a winner is to be garnered here, we have to say that the LG G Pro 2 is a better choice over the Oppo offering. The reasons are also quite simple. Firstly, branding is an essential part of the market and although LG hasn't had that kind of a popularity in India, it still has enough name to score more than Oppo.
Also, a powerful battery and an advanced RAM with a a price that's not so far away from that of Oppo, we have a winner in the LG G Pro 2.


text:
Do you think I'm physically attractive? Be honest. Some one told me yesterday that I resemble a meth head. Do you think so? What do you think of me? I am 27 years old. What could I do to improve my physical appearance, if anything?
Most Helpful Girl
Not to me no. But others may disagree with me. I am not everyones cup of tea. So depends on the persons type11|00|0
Can you be more specific? Do I look like a meth head?
- Show AllShow Less
What kind of guys do you like? And what physical features do they have that I don't?
Hey im just one girl the other two like what they see it really is just preference. I like european , Asian an mixed raced guys. An dark hair, nice beard, light eyes, nice face. An good chest but not too fussd about muscle just not beer belly lol


text:
:-)) Sunday Cat! #339 March 30, 2014 ((-:
Welcome all to the Sunday cat thread. Brought to you every week since Anton AK first started the thread. Then turned over to John King who performed an incredible job. John turned the thread over to Warriormouse who kept the ship afloat till turning the thread over to me due to his study needs. We wish you well Warren.
Thanks to all the people that make this thread work so well. A big thanks to StanTsui for filling in for me when I was not able to do so. Remember all makes of cameras are welcome. So show off your cat pictures anytime.
Pretty Kitty of the Week!
New kitty on the block
As said by Warriormouse, "Photos can be more than just art, they can be memories, so come share your picture and stories of your feline companions with us. Come one, come all; all cats and cameras welcome. Add your favourite cat shot to the collection. No time limits, taken any time, any place, any camera."
Posting time will be on Saturday at 7PM Central / Time (US & Canada.)
stretched out in the kitchen window during summer several years ago,,
Brad Ross
Buster and Eddie joined me for a walk in the woods across the creek.
Wayne Collier
Nora is an exceptional subject - nice colors!
Wayne Collier
Blaze and Allie seem to relish their time outdoors.
Wayne Collier
A neighbor's cat joined us for a walk just before Christmas
Wayne Collier
Great portrait
"Your first 10,000 photographs are your worst" Henri Cartier-Bresson
This is Heather (née "Goofy"), the rambunctious little cutie that I adopted a week ago.
Here, she is watching the squirrels playing in the tree just outside the window.
Thank you!
Wayne Collier
I'm loving all the pusses. Keep them coming.
I hope she is very settled in her new home.
Back ....
Very nice puss, but I don't think I am in a place to comment given my very strong bias towards Birmans (and if this puss is a mitted ragdoll, well that is almost as good).
The old girl is looking good. Love her eyes.
Buster is acting like a young cat in this shot of him.
Blaze loves the hot Sunshine Allie comes in during some of her outside time.
wayne collier wrote:
Blaze and Allie seem to relish their time outdoors.-- hide signature --
Wayne Collier
Bailey is very pretty. I had one like Baily years ago but without the white tip feet. My last Tugboat was the Vernon Bailey.
Great picture of her, does she get to go out?
Great shots of them. Love them both.
|Moon 99% D55 C14 St-Zénon 20170806 DP by MarioSS
from Best Picture of the Week
|Reeds on lake by kkardster
from Abstracts in Nature
|Florence & the Machine by Dutch Newchurch
from Second chances..


text:
login with
Is rocking baby to sleep effective?
All babies are different, and it goes without saying that what works for some will not work for others. The more time you spend with your baby, the more you'll pick up on what works and what doesn't. Charlie is now at a stage (4.5 months) where he gets really fussy when he's tired. I'm with him every day so I know the signs. Rubbing eyes, not hungry, dry diaper, he's just plain fussy. What works for us is swaddling him, sitting in the glider until he's not upset anymore and falls asleep. Whichever way works for you, there is no substitution that mama & baby time, so spend as much as you can and have fun learning :)
Comment deleted
Charlie used to be a big fan of the swing, and he stopped liking the swaddle for a long time. Now he's back to swaddle and rocking. Keeps us on our toes :)
Very effective for when Lucas was little and even sometimes now too! :)
Rocking worked for us... but when they were really small ... my hubby used to swing them in their infant carrier and that worked wonders!
Moms also like
About Alissa
Current: Chinook, Montana
Birth: September 17
On Moms.com since: Jan 30, 2014
*Site Hostess* I am a first time mom living in North Central Montana. I have a fiance, the most gorgeous baby boy, and a goofball dog named Lexi to fill up my plate :)


text:
I used to be extremely shy. My parents are strict: so I couldnt go out to the movies (until now, I'm 17), go on sleepovers (even if it was all girls), watch more than 30min of tv a day, sit with my peers (I had to sit with my parents), date...🙄 On and on. I didn't get a phone till last year and I've been homeschooled all my life. I guess you could say I got a lot of attention from the guys so the girls either hated me and thought I was stuck up. I was too shy and didn't show any interest in the guys that flirted/liked me. I've never dated or been kissed. My focus is on being successful scholastically and making myself a better person. I am building up my confidence and when I force myself to reach out and make friends and most people that know me well like me. Because girls tend to glare at me and guys stare but don't approach me, I am as kind as possible and don't brag about anything (clothes, school, boys etc).
So I'm kinda interested in dating and guys lol but I don't know if any of them are interested in me anymore. Several guys have pursued me for years, flirted with me but gave up, play hot and cold etc. do they just consider me a challenge? Do they stare at me because they like me or just to look? Do they not approach me because they think I'll say no or cause they don't like me? I've watched my friends go through bad guys so I can tell when a guys a player. I'm talking about nice/regular guys that do this. It's I'm graduating next year so maybe when I go away to college... cause I'm stuck in a complicated situation. Help!
- They think you're lesbianVote A
- They think you're stuck up so they give you spaceVote B
- They like you but they hide their feelings because they don't want you to reject themVote C
- Nothing. They just move on with their lives.Vote D
- They like you but they think you're a goody too shoes church girlVote E
Most Helpful Guy
I think that you sounds a lot like several of my female freinds from church. They are putting their schooling and God first but the do want to date. In our church not to many people do date. Mostly because well we know that were not compatible. That being said there are only about 20 of us regulars and about 20 more non regulars. I also hear that a lot of the guys are a bit to pressured to date the right girls. Recently there was a big drama in the group where my freind started dating a toxic girl and it took a year for him to realize that after 5 of us warned him about it. After he was down but he got right back up and into dating but several of the guys put to much into worrying about choosing God's one to date and not to mess up and date the wrong one for a while. Making the girl wonder why no one is asking them on a date. However that is not really the right way to look at it. Even our pastor had a message about dating and he told us that there is not just one person for you but several that you will love in your dating life. Most won't be the correct person for you and you will realize it. When you find a person that you see yourself being with then she is most likey someone that you will probably marry.
If you see a guy that you like in church, flirt with him and let him know that you like him. Hopefully he will be able to have the courage to ask you out.
With guys alway let them know what your looking for. Are you looking for a husband, a relationship, a one night stand? Tell them that if they want into your pants that they will have to marry you. Right then that gets rid of a lot of guys who just want into your pants. For the players that want a challenge be serious about it. Don't let him do anything to you and don't be alone with him or his freinds.
In college study but save time for friends and dating it makes it a lot easier because you can let off steam and pressure by just being with other people.
There are good men looking for women like you.
As for the hot and cold guys. I'm guessing that if you were dating them that you did not give them enough encouragement to continue dating you.- Not in a sexual way but just in dating is a give and take relationship just like love is.
For the guys that have just liked you for years they might have been waiting for a sign that you liked them back before asking you out.
I wish you good luck and good hunting. If you want any more advice on your other questions you can follow me or message me.11|00|0
I enjoy getting advice from other Christians so I would follow you but your anonymous. I would like your advice on my church freind that I'm trying to ask out and I would appreciate your advice as an extremely shy woman.
- Show AllShow Less
True good point she might not be sure and does not want to loose me as a good friend. She is also insecure cause she is the second banana sister to an extent. Would asking her out be pushing her to much? How do I find out if she is even ready for a relationship? An suggestions on how to talk with her about her feelings? If she is not ready how come she just does not ask me to stop?
When I had my opportunity alone with her. She seemed nervous like she was expecting something awkward. After I blew my chance to ask her out. She seemed kind of annoyed and some what avoided me the rest of the evening. As for her hobbies she enjoys reading. I asked her for a book suggestion and I got the book that she suggested. I'm still trying to read through it. It is a good book but I just have not felt like sitting down and reading it. The other week I also gave her the book that I have been meaning to give her. She seemed to like it. The last few times she and her family have not been to church
So I don't know what is going on with her and I can't really talk about it with her. Sorry the last time she was not there.
Most Helpful Girl
Nothing, they just move on00|01|0
Ok... But why would they keep staring at me?


text:
Scom Blogs
Blog dedicato all'analisi ed ai pronostici sulle scommesse sportive. Calcio e tennis in.. particolare.
Owner: Fulvio_Festosi
Listed in: Sports
Other Tags: scommesse, pronostici, betting, sport, tips
2. vinoy
Related to IT administration
Owner: Vinoy_Varghese
Listed in: Technology
Other Tags: Installation
The Carroll Foundation Trust Criminal Case is one of the largest ongoing organised criminal.. conspiracy and corruption affairs in modern economic history.
Owner: carrolltrust
Listed in: Business
Other Tags: CPS Fraud, Carroll Case, Fraud Case, Money Laundering, Crime Syndicate
4. Bascom Wprld
Penyedia Referensi bidang Penulisan Ilmiah Kesehatan
Owner: bascommetro
Listed in: Academics
Other Tags: KTI Kebidanan, Kebidanan, Skripsi, Keperawatan, KTI
blog of betting and prognostic.
Owner: Anna_Esposito
Listed in: Sports
Watergate Scandal Sensational Files*Link Wendy Luscombe WKL Consulting Billion Dollar Fraud Case
Owner: carrolltrust
Listed in: Law
Other Tags: Wendy Luscombe, WKL Consulting, WKL Associates, Watergate Scandal, Watergate Complex
7. scomBETtiamo
Blog dedicato ai pronostici e alle analisi sulle scommesse sportive (calcio, tennis e basket).
Owner: scomBETtiamo
Listed in: Sports
Other Tags: scommesse del giorno, pronostici calcio, masaniello, pronostici basket, pronostici tennis
Consigli sulle scommesse calcistiche
Owner: Ivan_Infante
Listed in: Sports
9. Yescom USA
YesComUSA direct importer of small business equipment & home goods. Purchase retail products at.. wholesale.
Owner: gwenwon
Listed in: Business
Other Tags: wholesale, importer, tattoo machine kits, garden equipmentf, portable toilets
10. Phonescoming
Your gateway to discover the newest phones coming out with their detailed specifications and date.. releases also the official prices about these new phones.
Owner: phonesmag
Listed in: Technology
Other Tags: Upcoming phones, New Phones Coming Out, coming phones, phones coming


text:
|Page (1) of 1 - 06/05/13
|email article
|print page
Elegant ladies of Tinsel town, Madhuri Dixit and Juhi Chawla celebrated the women's struggle triumphs, with the campaign called 'Believe' in the entertainment capital Mumbai, recently.
|Madhuri Dixit and Juhi Chawla celebrates women's struggle with 'BELIEVE' campaign!
Source:GrabNetworks (c). All Rights Reserved


text:
Computer Graphics and Animations:
Session 1
In this session, we used figures to create a motion animation. By taking pictures of the objects and putting one after the other it created a short film.
Session 2
In this session, we used pictures taken of my partner and i and by using a software, we morphed from one picture to the other. The reason that we did this was to get furster comfortable with the software.
Session 3
In this session, we used the carerra software. This allowed us to create a figure using shapes. While using this, we created a figure that appeared to be jack in the box. We also had to name each specific shape.
Session 4
In this session we used the same software as session 3 and added further detail to jack. An example is, we added shaders and colors to jack to make it look more realistic.
Session 5
In this session we just added further detail to our jack in the box. We also added words and other animations to make it look more creative.
session 6
In this session we added motion to the letters and animations. This completed our animations.