text:
General E46 Forum
This is the place to get answers, opinions and everything you need related to your E46 (sedan, coupe, convertible and wagon) BMW!
|Thread Tools
|Search this Thread
|Rate Thread
|Display Modes
Registered User
Join Date: Jun 2012
Location: Charleston, SC
Posts: 184
My Ride: 2004 330ci
Bimmersoftware and New TStat
Before I begin this thread, I realize that all of what is about to be explained can be done with out the equipment used and would have been able to be accomplished with simple common sense. This is more of a shout out to JR at bimmersoftware.com
With that being said on December 8 I noticed that my 330ci was not blowing heat like I should be and the coolant temp was running low, averaging 21.9 MPG which is 50/50 highway city (no CEL thrown). As soon as I noticed this I started doing some research on options for diagnostics and data logging. I know this is kinda over the top for the tstat going out, but I figured this was a great way to get to know more about the car.
I had a day off this week and replaced the Tstat. 2004, 78K ZHP. Entire cooling system is going to be done this spring. Vanos, Plugs, and fuel pump are going to be first. After the new Tstat my MPG went up to 26.9 and same 50/50 (over 200 miles) and everything appears back to normal.
Just in case anyone was on the fence for this software, highly recommended because it is cheap, easy and strait forward, but gives you plenty of data to look at. (plenty more options to graph and 59.00 invested) Below is the before and after data log run. If you have any questions let me know. Hope this can help someone in the future.
|Ads by Google
Guests, get your FREE E46Fanatics.com membership to remove this ad.
|Thread Tools
|Search this Thread
|Display Modes
|Rate This Thread
Linear Mode


text:
Popular perceptions of tobacco products and patterns of use among male college students in India
This paper examines popular perceptions of tobacco products and describes patterns of use among college youth in Karnataka, India. Data are drawn from 25 key informant interviews and six focus groups with male and female college students, interviews with shopkeepers, observational data on youth tobacco consumption, and a college-based survey. The survey was administered to 1587 males attending eleven colleges. Forty-five percent (n=716) of college students surveyed had used tobacco products. Thirty-six percent (n=573) had tried cigarettes, 10% (n=157) had tried bidis, and 18% (n=290) had tried gutkha. Tobacco consumption among smokers was low; for daily smokers, the mean number of cigarettes smoked was 6 per day. Students attending professional colleges, including engineering, medicine, and law were significantly more likely to have ever smoked and to be daily smokers when compared to students enrolled in other courses of study. In interviews, male students noted that smoking a cigarette enhanced one's manliness, relieved boredom, and eased tension. Although female students interviewed were non-smokers, several suggested that in the future, smoking might be an acceptable behavior among college-going females. When asked about their perceptions of smoking among youth in Western countries, the majority of students believed that three-quarters of male and female youth in the West smoked. This perception has been largely formed through media images, including satellite television and films. With regard to addiction, it was widely believed that filter-tipped cigarettes were one of the most addictive products because they are made of better quality tobacco, and are milder and smoother to smoke. Therefore, a person could easily smoke more of them, which would lead to addiction. Another widely held belief was that the more expensive the cigarette, the less harmful it was for one's health.
If you experience problems downloading a file, check if you have the proper application to view it first. In case of further problems read the IDEAS help page. Note that these files are not on the IDEAS site. Please be patient as the files may be large.
As the access to this document is restricted, you may want to look for a different version under "Related research" (further below) or search for a different version of it.
Volume (Year): 59 (2004)
Issue (Month): 2 (July)
Pages: 415-431
|Contact details of provider:
| Web page: http://www.elsevier.com/wps/find/journaldescription.cws_home/315/description#description
|Order Information:
| Postal: http://www.elsevier.com/wps/find/supportfaq.cws_home/regional
Web: http://www.elsevier.com/orderme/journalorderform.cws_home/315/journalorderform1/orderooc/id=654&ref=654_01_ooc_1&version=01
No references listed on IDEAS
You can help add them by filling out this form.
This item is not listed on Wikipedia, on a reading list or among the top items on IDEAS.
When requesting a correction, please mention this item's handle: RePEc:eee:socmed:v:59:y:2004:i:2:p:415-431. See general information about how to correct material in RePEc.
For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: (Dana Niculescu)
If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.
If references are entirely missing, you can add them using this form.
If the full references list an item that is present in RePEc, but the system did not link to it, you can help with this form.
If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your profile, as there may be some citations waiting for confirmation.
Please note that corrections may take a couple of weeks to filter through the various RePEc services.

subset: commoncrawl


text:
Carthage Finishes Sweep of China Spring, 5-2, in Class 3A Region III Baseball Quarterfinals
MESQUITE — Carthage is back in the regional semifinal round for the first time since the Bulldogs' 2009 state championship season.
The Bulldogs, ranked ninth in Class 3A by Txhighschoolbaseball.com, scored all their runs in the first three innings and limited No. 13 China Spring to three hits in the first six frames in a 5-2 Game 2 victory Saturday afternoon to sweep their Class 3A Region III baseball quarterfinal series at J.J. Tillery Field.
Carthage (29-7) — which lost in the second, third, and second rounds, respectively, each of the last three seasons after winning its third state championship in school history in 2009 — faces No. 15 Silsbee in the Region III semifinals next week. Silsbee beat Orangefield 2-1 in a quarterfinal series in Vidor.
China Spring finished the year at 26-11. Carthage beat the Cougars 2-0 in Friday's Game 1.
Six of Carthage's seven hits came in the first three innings, along with all four of China Spring's errors.
Beaux Guilbeau's first-inning RBI single scored Samuel Chhor, who was 2-for-4 with two runs scored from the leadoff spot. After China Spring's Jackson McMullen tied the game with a first-inning RBI sacrifice fly, Carthage plated three in the second on RBI singles from K.J. Harkider and Kolby Blissett and an error that scored Chhor. Two of the runs that gave the Dawgs a 4-1 lead were unearned.
Harkrider had a nice afternoon from the 9-spot going 2-for-3 with an RBI and a run.
"We swung it early," said Carthage coach Jim Goldman, who's in his fifth year leading the Bulldogs. "Sammy had a big night. K.J. had a big night. Jared Twomey kept drawing throws and we got a sac fly out of that off Jack Morris' back and that gets us a run."
Twomey ran for Guilbeau, who started the third with a walk. China Spring pitcher Blake Bottoms was aware of Twomey's speed, which is among the best on the team, so he tried to keep Twomey close at first. On the fourth pickoff attempt, Bottoms threw wide into Tillery Field's expansive foul territory, allowing Twomey to advance to third, where Morris knocked him in with a sacrifice fly to left field for a 5-1 Carthage lead.
Carthage right-hander William Rittenberry held China Spring to one hit in the first four innings, but hit four batters in the first three frames. Rittenberry, who entered the game with a team-high eight hit batsmen in 52 2/3 innings, hit five in the game.
Nevertheless, the junior and his defensive mates minimized damage in every difficult situation. Two hit batters came with two outs in the second, but Rittenberry got leadoff hitter Mason George to ground out. Another hit-by-pitch led off the third, but Rittenberry induced a two-out popout to Blissett at shortstop with two runners in scoring position to end the Cougar threat.
China Spring's biggest threat came in the fifth, when George led off with an infield single before Carthage's lone error and Rittenberry's fifth HBP loaded the bases with no outs. But Rittenberry struck out the next batter before surrendering an RBI sac fly to center from Tyler Smith to cut Carthage's lead to 5-2. With two outs and two runners still on base, Rittenberry got a 4-3 groundout to end the inning.
The only hit-by-pitch that scored was George, who led off the bottom of the first with an HBP before scoring on a McMullen fielder's choice.
Goldman had a simple explanation for his team's ability to work its way out of jams.
"The guys played great. We scrimmage daily and they've been in these situations before. That's the best I can come up with," he said. "William battled. For about two innings we couldn't throw a breaking ball and then all of a sudden he hits a guy with a fastball. Four of the five hit-by-pitches, one was with a slider and three were with curveballs. But then he found it again in the fifth, sixth, and seventh when he was getting his offspeed stuff across."
Rittenberry improved to 9-1 to tie JayDon Day (9-4) for the team lead in wins. Day won Game 1 on Friday in a 2-0 complete-game three-hitter. Rittenberry had four strikeouts and no walks and enters the fourth round with a team-best 0.82 earned run average. Day, who has a team-high four saves, possesses a 1.49 ERA.
Bottoms got better as the game progressed. He held Carthage to one hit in the final four innings and finished with two strikeouts and three walks. Two of the five runs he allowed were unearned.
Tucker Johnson, who singled twice and was hit by a pitch, had China Spring's only multi-hit game. His two-out, bottom-of-the-seventh single preceded McMullen's single to give the Cougars two runners, but Rittenberry ended the game by inducing a flyout to Chhor in center.
Goldman was proud of his pitching and defense.
"They were putting a lot of balls in play, which we thought they would," he said. "I thought the kids played great. They battled their tails off like they always do. JayDon pitched a great one last night and William followed him up. Now we get to practice another week and keep it rolling."
Carthage joins District 20-3A mate Diboll as two of the four teams remaining in 3A Region III. Diboll beat eighth-ranked 20-3A champion Lufkin Hudson 3-0 in a Friday one-gamer at Angelina College to advance to play Huffman Hargrave.
The Carthage/Silsbee winner and Diboll/Huffman Hargrave winner play each other for the Region III championship and a trip to the UIL 3A state tournament at UFCU Disch-Falk Field in Austin.
Class 3A Region III
Game 2
Carthage 5, China Spring 2
J.J. Tillery Field, Mesquite
Carthage (29-7) — 131 000 0 — 5 7 1
China Spring (26-11) — 100 010 0 — 2 5 4
C — William Rittenberry and Beaux Guilbeau
CS — Blake Bottoms and Mason George
WP — Rittenberry (9-1)
LP — Bottoms


text:
Newcomer of the Year: Chad President, Temple, So.
No receiver did more with less than Chad President.
Despite missing the final two games of the regular season with a collarbone injury, the Wildcats' 6-foot-3, 190-pounder finished second in District 8-5A in total receiving yards (788) and receiving touchdowns (9), while producing the district's best receiving average (23.18 yards per catch) on only 34 receptions.
Without President in the lineup, Temple split its final two games and failed to make the playoffs.
After spending his sophomore season backing up starting quarterback Zach Allen, President is poised to inherit the starting job.
Coach of the Year: Kyle Cooper, Gatesville
When Cooper first took over the Hornets' program in 2008, he saw a vast amount of potential in a group of middle school players. He knew he could groom the kids into a force by the time their senior seasons.
And he did.
Constructed around a core of 28 seniors, the Hornets bounced back from a 4-6 performance in 2011 to win the District 8-3A championship this season with an undefeated record before advancing to the regional finals in the playoffs.
At 13-1, it was Gatesville's second-best season in its 100-year history and the deepest postseason run since winning the Class 3A state title in 2000.


text:
Would you like to save as your currency permanently or for this visit only?
The view Parking, and the bed was not comforatble
Beautiful view of lake Ohrid. The staff where very willing to help with all our needs, especially to make sure we had a parking space by the hotel.
The scenery from the hotel is very beautiful. The location is excellent in Ohrid. The breakfast is quiet good compare with the previous hotel I stayed in Skopje. If I really have to say something about dislike, probably the parking. But the hotel staff is really helpful and try to find a place for us to park.
Very friendly and smiling staff, clean, comfortable. Excellent location front of the lake. It was 1st October and for me and my family was very cold in the room at the night.
Everthing! Location,right next to the water and old town, the views from my top floor corner room of the lake,mountains and old town, the friendly, helpful staff,good breakfast,free wi-fi, and next to bars and restaurants. Excellent value for money!. If you have a car make sure you reserve a parking space (free)when booking.
the room was really comfortable and clean..it is located at a quite neigbourhood None
It is 10 meters away from the lake with a great view. Absolutely bet place with the price.
The view from the room onto the lake! We were a few meters away from the water, nice breakfast great location and good price.
Great location at the seaside - shopping and many restaurants within walking distance. The price - 50 EUR for double room for this hotel and for this time (october).
Great location! Excellent staff! Fantastic view from balcony!
the location in the old town and the qiuetness
Location and parking pass None
Great location - almost at beginning of the Old town so you should not walk away to look at the old town or go to the lake or have a lunch/dinner. Excellent view, quiet street, clean and comfortable rooms, safe parking \couple of minutes from the villa/. Exceptional staff - very attentive and friendly.
All None
The fact that it faces a cobblestone, pedestrian street meant it was quaint and quiet. Rooms with balconies may have had a nice view over the lake, but not sure. The old streets were fun to walk around on, with lots of little old churches and lookout points along the way. The fort was not in great condition, but still quite impressive for views of the lake from high thick stone walls. You can take a small water taxi to get a feel for the coastline. We went in November and it was very quiet but not completely shut down for the season... i think we lucked out with the weather. Breakfast was served on trays in our room, but was a bit awkward finding a comfortable place to sit to eat it. Delicious yogurt. You'll need to walk from the central parking lot up to the hotel, so keep that in mind if you have heavy luggage... we made sure we knew where we were going first, then got the bags from the car.
Excellent rooms, location and value for money. Can't fault it.
Location, staff, quiet and comfortable room with lakeview No parking place,going uphill with luggage
Lovely hotel. Great location and price. Very helpful staff. No complaints. Wish I could have stayed longer.
Very nice atmosphere, good service, good experience
The price was very reasonable and the location was close to everything. Everything was great. The room was a little smaller than it looked in the picture but it was clean and well equipped.
Very central located in the old part of the city, just 50 mtr. from lake and shopping street of Ohrid, very friendly staff who answered all our questions even by calling others for help to find out bus connections to Albania. 24h-reception; futball world cup fever; nice looking man :-) who supported Germany. Rooms without balcony are not welcome in holiday, but my room had the best balcony and view on top level = you specially need to ask for this room! Breakfast in restaurant differs every day, depending on service people and his english knowledge (if you ask you get also bread and marmelade, fried eggs or omelet); second cafe was charged
Perfect location meters away from the lake and the shoping street, and in the feet of the hill with the castle remains and mediaval churches. Relatively quiet rooms. At night time sound of nearby discos may be disturbing even for the rooms at the back side of the hotel.
Excellent location and well maintained rooms of decent size.. definitely did not feel crowded with 3 in a room. Bathroom very clean
Excellent location, fair 3* for €35 out of seazon
The room was clean and the hotel is within 10 minutes walk from the centre. Room was small and there was no place to do some work. Breakfast was poor but it was unclear what choice of food was available.
i liked to see the river from the room and that they always tried to helf when we need something i did not like that the bed was a sofa that they opend it was not comfortable ihope this will change to a double bed
Hotel staff are extremely friendly. I have a wide experience in luxury hotels but was never offered free drinks on my way out to the bus station from the owner. Breakfast was abundant. In a nutshell: to be recommended. Maybe language skills?
Nice staff and good location. Room was quite big and nice. The room was really cold. Unfortunatelly they couldn't fix it and i had to sleep for the night with 2 blankets. Could maybe improve the Wi-Fi littel bit.
I liked very much the location of the hotel in front of the Ohrid lake; I was there in October and perhaps there weren't very much people around , so - being with my family - I enjoied very much also the quiet rest I got. The staff was also very kind and helpful. A bigger room would be better in my conditions.
The beauty of the area and the kindness of people make your journey wonderful
Staff at reception are very polite, very good breakfast, clean rooms, restaurant inside, close to the lake and city shower/bathroom let water out
Faboulus location WiFi did not work properly, slightly noisy due to construction work next door and ongoing parties at night
I generaly injoyed my stay in your hotel exept the odoore of the bathroom which is very bad, i think not from the cleaners, but from the aspirator-sistem. This was very uncomfortable when you get in the room and the door was opened.Everything else was clear.
location is really good. close to center and old town but also in a quiet place. the view of lake from the balcony was unforgotable. staff were nice.
great view good food excellent service clen rooms NO
Yes, completely. The locationis perfect, thestaff is very nice, the food is good, in the restautrant there is the very good chamber orchestra, which makes the cordial atmosphere. No
New room--spectacular view of Lake Ohrid from my 4th floor balcony-- CLEAN clean --quick room service and great food--24hr staff at the front who spoke English.- And very patient-Tasteful modern decor- quality granite floor -High speed internet--so relaxing having grilled calamari on the balcony watching the sunset.-- 5 minute walk to Ohrid city center--- on the water. Ac didn't works---showerhead kept loosening..
The location is excellent, just in front of the lake (with free parking) and very close to the old town.
staff service and location no
View, parking, service, room The badly behaved guests in the next door room and drunk outside of my room
Very nice place near lake and bars. Of course there was flexible owners and helpful people :) Nothing bad to say
location of the hotel we could have better room- the hotel wasn t full but we ve got the smollest double room
Excellent in all respects
The host was very helpful and provided us with local knowledge and hints. The room was beautifully clean and offfered a wonderful view of Lake Ohrid Sadly, the bed was not particularly comfortable ....
the hotel was excellent. we booked the appartment, which is actually two rooms (201-202) with a bathroom and a balcony with a magnifient view of the lake. The decoration and all the facilities were of very high quality. The owner was exceptionally friendly and made us feel right at home. The value for money is very high. I definitely recommend the hotel. the only problem is the parking. There is actually no parking and you have to park in the narrow street in front of the hotel. I don't think there is any risk of a car theft, but my side-mirror was damaged by a passing-by car. BTW entering the old town by car is quite complicated - you actually have to enter the parking lot which is blocking the entrance to the old part of the town through the boom barriers. What is not clearly explained is that if you stay for less than 15' you don't pay at the exit, so you can pass through the parking lot for free.
We liked everything! Service could not have been more helpful, standard of accommodation of the highest quality and the view was breathtaking. I do not know what more you could ask for and cannot recommend a stay here highly enough. There was nothing we did not like (except to have stayed longer, forever would have been nice)
Superb room and friendliness of Professor of Tourism and owner Zoran Tuntev who couldn't do enough for me.
Room was very clean and sufficiently decorated. Good bed and very decent bathroom. In old town of Ohrid, excellent value for money.
Excellent old town, lakeside location, only surpassed by the views from the terrace. There is no dedicated reception area, so it's necessary to keep in touch with the owner via SMS to clarify key collection, payment etc.
fantastic view, central location, very friendly and accommodating host
Amazing view from the rooms, private beach, 5-10 min drive to the city (Ohrid)
Almost no English speaking staff, poor service, electricity problems
Friendly staff. The twin room was small as was the bathroom.
The hotel is brand new with very nice design, the service is excellent I would say that you enjoi your stay there nothing in particular
the relaxing character
This is a new hotel, a lot more luxurious than most places in Ohrid. It has a great pool, poolside drinks, good restaurant/breakfast, big garden with swings and things for kids. Rooms are stylish. Very relaxing, and our 2 and 5 year-olds loved it. Definitely a place to go back to.
Aleksandar Villa is a beautiful addition to the lovely city of Ohrid. Staff and location are amazing.
We liked the view and the closeness to the lake.
new hotel, so everything is very new. pleasant staff willing to help and advice. very suitable for traveling with kids
We were made to feel very welcome at the beautiful Aleksandar Villa. This family run villa made every effort to make our stay as pleasant as possible. The staff were excellent the accomadation was first class. The well manicured gardens and the scenic views of the mountains & lake were breath taking. We felt at home and part of the family and would not hesitate to return to this wonderful place.
Nice playground, jaccuzi in the rooms, excellent staff
Excellent setting and facilities. Relaxed and luxurious atmosphere. Good food and wine. Friendly staff.
The staff was very helpfull and the hotel is located in quiet plases especialy to stay with your family. I didnt like the heating sistem. The rooms was a little bit could.
Clean, nice rooms, great location, parking lot selling parking places to non-hotel guests, Casino and night bar in hotel did not work.
Very good hotelroom, comfortably bed og good airconditioning. The hotel had a nice location by the lake There is nothing i didn't like
The positioning of hotel, the lake & the proximity to the city The pool looked terrible / lunch buffet really cheap & poor
good service, excelent staff
The location and the rooms The breakfast was terrible, everything cold. At checking-out the staff asked to us to wait until the room was checked if everything was ok showing not confident with the guests.
Classic style lobby cleanness of the outside areas (balkonies etc.)
Good location (near beach). Breakfast is also good. Nice interior and room is not so small with big balcony.
The hotel is a bit far from the centre of Ohrid, but one can easily find taxis and they are cheap. Otherwise, the postion - with a great view of the lake itself - is certainly good. Except for the fact that one cant walk to the city but has to wait for a taxi, it's certainly a good hotel and not very expensive for what it offers.
Situated out of Ohrid, calm area, not to far, thus without the inconvenient of the busy city of Ohrid.
The staff were very helpful and very informative.
Nice enterier, nice location, good food There was lack of hot water in peak period (as answered by staff, due to crowded hotel)
Staff was excellent and so helpfull. They were serving with sincer kindness. Room was roomy and big balcony with very comfortable chairs. Prices in restaurant not very high if you compare outside.
Staff was friendly and courteous. Hotel was clean and well maintained. Views of the lake are magnificent.
A great view of the lake, convenience to center of town, and outstanding accomodations.
I liked having the beach and quiet space away from the busy downtown center. Also the location was only a short taxi ride to the city center, which I truly enjoyed. The lunch meal at the beach cafe was not very pleasant.
It has a good view to the lake and a private beach, thus allowing to swim without having to go anywhere else. I was also a good distance from the City Center to allow tranquility. I would have appreciated a flat screen TV in the room. The existing TV is too small. In addition, internet was not available in room.
I attended the Conference. The conditions for the conference were good.
First of all it is proximitity to nature masterpiece - Orchid Lake
Location was excellent - next to beach and easy drive to the town of Ohrid. The lake was clear and an ideal temperature to swim in. Ohrid was a really interesting historical town. Restaurants were very cheap when compared to UK. We were surprised that we had to pay to use the loungers on the hotel patio and private beach on a daily basis. There were only 6 sun shades on the patio and if these were being used, then you had to pay for a smaller shade. The cost was not a lot but it just seemed unnecessary.
The hotel owners and staff were very friendly and accomodating. On our arrival in Ohrid we had difficulty finding the hotel. The hotel owner came and picked us up in his car and took us to the hotel. The rooms were very comfortable; well decorated and good value for the money. We had a lovely weekend.
Upon first impressions we all liked this place. It is not far from the city center but in a quiet safe neighborhood. The beds are small but comfortable enough for a short stay. The best part was the family that owns and runs this hotel. They were very helpful giving advise on what to do and where to go. They were more than accomidating to any request we had. Though we where only in Ohrid for 3 days we had a wonderful fun time and staying at this hotel was a major part of that. If I came to Ohrid again I would be likely to chose this hotel to stay again. Not a fault on the Hotel but our GPS had a hard time finding the adress, we had to ask for directions to get there the first time. There pool was cold and did not have any of the pumps running while we were there. Though I am sure they would have turned it on if we had asked. We were told thier sauna (which I was never able to locate) was not fuctioning at that time.
The staff were extremely helpful, one rarely finds people so willing to help I did not like the blankets they had, they should have slippers for guests and breakfast was too basic
The owner and staff were friendly and helpful. Breakfast was fairly basic
Family business, very nice, hospitality, I felt like at home
New, very clean hotel with friendly staff, at quiet location near the lake and cente of the city.
Very good location, easy to reach the city centre by foot. Extremely friendly staff. Good kitchen, ask for the special offer for dinner.:)
Everything new, nice jacuzzi, good LCD... They need a carpet in room.
Villa Milka is situated only 5 minutes by foot from the Ohrid centre and market, and 10 minutes from the old town core. Hotel itself is in very peaceful part of town with no traffic or other noises. Newly renovated facilities in modern style and hotel staff which is extremely helpful make stay in Villa Milka very pleasant. My next stay in Ohrid would also be in this hotel.
We are fascinated by the hospitality, avalability and helpfulness of the personnel. Perfect location, right on the banks of the lake, excellent cuisine and charming attitude. Highly recommended to people wo want to rest in a cosy atmosphere.
The hotel is very nice, beautefull view to the lake and sounds of water specially in the evening. The personal is very kined and helpfull. They ask us do we need a vine glasses for a vine what we bought near by hotel in a shop and they give us cristal glasses ;))) May be only one - between hotel and beach there is road to Albania, so it's not so quite and pisefull. But anyway it was not a problem for us, we realy enjoy our vocation!


text:
Rather than do that award again, I stole the other award from Andrea's blog. Actually, I'm just taking the questions... which there are 35 of them. I thought I'd answer them for ya! Cause I'm bored! ha
2. Your hair? gone
4. Your father? at home
5. Your favorite food? steak
6. Your dream last night? weird
7. Your favorite drink? coffee
8. Your dream/goal? health
9. What room are you in? office
10. Your hobby? scrapbooking
11. Your fear? death
12. Where do you want to be in 6 years? alive
13. Where were you last night? home
14. Something that you aren't? pushy
15. Muffins? blueberry
16. Wish list item? vacation
17. Where did you grow up? Pennsylvania
18. Last thing you did? Parent/teacher conference
19. What are you wearing? jeans and a sweater
20. Your TV? Off
21. Your Pets? 3 dogs & a cat
22. Friends? lots
23. Your life? happy
24. Your mood? good
25. Missing Someone? yes
26. vehicle? Hyundai
27. Something you're not wearing? necklace
28. Your favorite store? Pottery Barn
29. Your favorite color? Red, for today ;)
30. When was the last time you laughed? yesterday
31. Last time you cried? today, sort of, I'm very emotional lately
32. Your best friend? Carol
33. One place that I go to over and over? bathroom! ha
34. Facebook? yep
So, I stole a blog award to fill up some space on my blog... but I actually didn't steal the award, just the questions. :D
Here's a layout I did the other day. It's a fun layout using some Cosmo Cricket Girl Friday, or Saturday... ;)
and a close up:
I used the bottom part of the paper that said "But wait, there's more" to show that it's double sided paper. I thought it was cute to add it to the layout with the arrow pointing at the second photo:
Oh, I figured out where the spot is coming from on my pictures. It's coming from my camera. I put each lens on and took a photo and the spot was on both. I guess I'll be taking it in for a cleaning. I hope it doesn't take long. I'll really miss my camera if it has to go away. {sniff}
That's it for now. Take care and have a great day!!


text:
|Publication number
|Publication type
|Application number
|Publication date
|Oct 22, 2002
|Filing date
|Jul 30, 1999
|Priority date
|Jul 30, 1999
|Fee status
|Publication number
|Ravi Kumar Arimilli, Leo James Clark, John Steve Dodson, Guy Lynn Guthrie, Jerry Don Lewis
|Original Assignee
|International Business Machines Corporation
|Export Citation
|BiBTeX, EndNote, RefMan
|Patent Citations (28), Non-Patent Citations (7), Referenced by (23), Classifications (25), Legal Events (5)
|External Links: USPTO, USPTO Assignment, Espacenet
The present application is related to the following copending applications, which are filed on even date herewith and incorporated herein by reference:
(1) U.S. application Ser. No. 09/364,284, titled A Data Processing System with HSA (Hashed Storage Architecture), Arimilli et al., filed Jul. 30, 1999;
(2) U.S. application Ser. No. 09/364,283, titled Data Processing System Having Hashed Architected Processor Facilities, Arimilli et al., filed Jul. 30, 1999;
(3) U.S. application Ser. No. 09/364,282, titled Compiler and Instruction Optimizations for a Data Processing System with HSA (Hashed Storage Architecture), Arimilli et al., filed Jul. 30, 1999;
(4) U.S. application Ser. No. 09/364,287, titled Address Dependant Caching Behavior Within a Data Processing System Having HSA (Hashed Storage Architecture), Arimilli et al., filed Jul. 30, 1999;
(5) U.S. application Ser. No. 09/364,288, titled Heterogeneous Load/Store Units Within a Data Processing System Having HSA (Hashed Storage Architecture), Arimilli, et al., filed Jul. 30, 1999;
(6) U.S. application Ser. No. 09/364,285, titled Asymmetrical Cache Properties Within a Hashed Storage Subsystem, Arimilli et al., filed Jul. 30, 1999; and
(7) U.S. application Ser. No. 09/364,281, titled Method for Providing High Availability Within a Data Processing System Via a Reconfigurable Hashed Storage Subsystem, Arimilli et al., filed Jul. 30, 1999.
1. Technical Field:
The present invention relates in general to data processing and, in particular, to the storage subsystem of a data processing system. Still more particularly, the present invention relates to a processor and data processing system having a hashed and partitioned storage subsystem.
2. Description of the Related Art
In order to capitalize on the high performance processing capability of a state-of-the-art processor 5 core, the storage subsystem of a data processing system must efficiently supply the processor core with large amounts of instructions and data. Conventional data processing systems attempt to satisfy the processor core's demand for instructions and data by implementing deep cache hierarchies and wide buses capable of operating at high frequency. Although heretofore such strategies have been somewhat effective in staying apace of the demands of the core as processing frequency has increased, such strategies, because of their limited scalability, are by themselves inadequate to meet the data and instruction consumption demands of state-of-the-art and future processor technologies operating at 1 GHz and beyond.
To address the above and other shortcomings of conventional processor and data processing system architectures, the present invention introduces a processor having a hashed and partitioned storage subsystem. A processor includes execution resources, data storage, and an instruction sequencing unit, coupled to the execution resources and the data storage, that supplies instructions within the data storage:to the execution resources. At least one of the execution resources, the data storage, and the instruction sequencing unit is implemented with a plurality of hardware partitions of like function for processing data. The data processed by each hardware partition is assigned according to a selectable hash of addresses associated with the data. In a preferred embodiment, the selectable hash can be altered dynamically during the operation of the processor, for example, in response to detection of an error or a load imbalance between the hardware partitions.
All objects, features, and advantages of the present invention will become apparent in the following detailed written description.
The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself however, as well as a preferred mode of use, further objects and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:
FIG. 1 depicts an illustrative embodiment of a multiprocessor data processing system in accordance with the present invention;
FIG. 2 illustrates a more detailed block diagram of a processor in the multiprocessor data processing system of FIG. 1;
FIG. 3A depicts a circuit that can implement an exemplary hashing algorithm on selected address bits;
FIG. 3B illustrates the bit positions of the address bits forming inputs to the exemplary hashing algorithm shown in FIG. 3A;
FIGS. 4A and 4B respectively depict more detailed block diagrams of the general purpose. register file (GPRF) and floating-point register file (FPRF) of the processor of FIG. 2;
FIG. 5 is a block diagram of an exemplary embodiment of a compiler in accordance with the present invention;
FIG. 6 illustrates an exemplary embodiment of an instruction within the instruction set architecture (ISA) of the processor depicted in FIG. 2; and
FIG. 7 depicts a block diagram of an illustrative embodiment of a hash selection circuit in accordance with the present invention.
With reference now to the figures and in particular with reference to FIG. 1, there is illustrated a high s level block diagram of a multiprocessor data processing system in accordance with the present invention. As depicted, data processing system 8 includes a number of processors 10 a- 10 d, which each comprise a single integrated circuit including a processor core and an on-chip cache subsystem, as discussed further below. Processors 10 a- 10 d are all connected to each of system interconnects 12 a- 12 d, which are in turn each coupled to a respective one of system memories 16 a- 16 d through an associated one of memory controllers 14 a- 14 d.
According to an important aspect of the present invention, data processing system 8 implements a hashed and partitioned storage subsystem. That is, instead of the single memory controller and system memory implemented in many conventional data processing systems, the present invention partitions the system memory hardware into multiple memory controllers 14 a- 14 d and multiple system memories 16 a- 16 d. System memories 16 a- 16 d can each contain only a respective subset of all memory addresses, such that the disjoint subsets contained in all of system memories 16 together form the system memory data set. For example, each of system memories 16 may have a storage capacity of 2 GB for a total collective storage capacity of 8 GB. The subset of memory addresses assigned to each system memory 16 is determined by a hash algorithm implemented by each of processors 10 a- 10 d, as discussed further below.
System interconnects 12 a- 12 d serve as conduits for transactions between processing units 10 transactions between processing units 10 and memory controllers 14, and transactions between processors 10 or memory controllers 14 and other snoopers (e.g., I/O controllers) that may be coupled to system interconnects 12. By virtue of the fact that each system interconnect 12 is connected to less than all of memory controllers 14 (and in the illustrated embodiment only one), each system interconnect 12 conveys only transactions that pertain to the addresses subset(s) assigned to the attached memory controller(s) 14. Advantageously, system interconnects 12, which may each be implemented as one or more buses or as a cross-point switch, can be implemented with the same or different architectures, bandwidths, and communication protocols, as will become apparent.
The hashing and partitioning of the storage subsystem of data processing system 8 is not limited in application to memory controllers 14 and system memories 16, but preferably extends to the instruction fetch units (IFUs), load-store units (LSUs), register files, and cache subsystems of processors 10. Referring now to FIG. 2, there is illustrated a high level block diagram of a processor 10 within data processing system 8 of FIG. 1. As shown, processor 10 includes three principal collections of circuitry: instruction sequencing unit 20, execution units 22, 24 a- 24 d and 26, and data storage including register files 28 and 30 and cache subsystem 32.
In the illustrative embodiment, cache subsystem 32, which provides low latency storage for data and instructions likely to be processed by the execution units of processor 10, includes level two (L2) caches 34 a- 34 d and bifurcated level one (L1) instruction and data caches 36 a- 36 d and 38 a- 38 d, respectively. In the illustrative embodiment, L1 instruction caches 36 may be 32 kB each, L1 data caches 38 may be 16 kB. each, and L2 caches 34 may be 512 kB each, for combined cache capacities of 128 kB of L1 instruction cache, 64 kB of L1 data cache, and 2 MB of L2 cache. Of course, if desired, cache subsystem 32 may also include additional levels of on-chip or off-chip in-line or lookaside caches.
As indicated by the interconnection of L1 caches 36 and 38 to respective L2 caches 34 a- 34 d and the interconnection of L2 caches 34 a- 34 d to respective system interconnects 12 a- 12 d, each L1 cache 36, 38 and each L2 cache 34 can store only data and instructions having addresses within the subset of addresses contained in system memories 16 coupled to the associated interconnect. Thus, in the illustrated example, L1 caches 36 a and 38 a and L2 cache 34 a can only cache data and instructions residing in system memory 16 a, L1 caches 36 b and 38 b and L2 cache 34 b can only cache data and instructions residing in system memory 16 b, etc.
Instruction sequencing unit 20 contains a number of instruction fetch units (IFUs) 40 a- 40 d that are each coupled to a respective one of L1 instruction cache 36 a- 36 d. Thus, each IFU 40 has an affinity to a particular address subset. IFUs 40 independently fetch instructions from the associated L1 instruction caches 36 and pass fetched instructions to either branch unit 42 or dispatch unit 44, depending upon whether the instructions are branch or sequential instructions, respectively. Branch instructions are processed directly by branch unit 42, but sequential instructions are opportunistically assigned by dispatch unit 44 to one of execution units 22, 24 a- 24 d and 26 as execution resources (e.g., registers and a slot in completion buffer 46) become available. Dispatch unit 44 assigns instructions to execution units 22, 24 a- 24 d and 26 according to instruction type and, if a load or store instruction, the target address of the instruction. In other words, integer and floating point instructions are dispatched to integer unit (IU) 22 and floating-point unit (FPU) 26, respectively, while load and store instructions are dispatched to particular ones of LSUs 24 a- 24 d after dispatch unit 44 hashes the target address specified by the instruction to determine which L1 data cache 38 contains the target data. Thus, each of LSUs 24 executes only those load and store instructions targeting addresses within the particular address subset with which the associated L1 cache has affinity.
The hash algorithm implemented by dispatch unit 44, which is programmable and can be altered dynamically during operation of data processing system 8 as discussed below, can be based on any type of address (e.g., effective address, virtual address, or real (physical) address) or any combination of address types. Referring now to FIG. 3A, there is illustrated a block diagram of exemplary hashing circuit that utilizes five low order bits, which are present in effective, virtual, and real addresses, to hash an input address into one of four address subsets A-D. As shown in FIG. 3B, the five input bits, designated bits 52-56, form the high order bits of the 12-bit page offset within both the N-bit (e.g., 64-bit) effective addresses 60 utilized by processors 10 and the 42-bit real addresses 62 utilized by cache subsystem 32, memory controllers 14, and other coupled to system interconnects 12. In addition, the five selected bits form the low order bits of the index portion of the 42-bit real address 64 utilized to select a congruence class within L2 caches 34. As depicted in FIG. 3A, the exemplary hashing algorithm performs an exclusive-OR of bits 52, 54 and 56 (e.g., with an XOR gate 52) and an exclusive-OR of bits 53 and 55 (e.g., with an XOR gate 54) and decodes the two-bit result with a decoder 56 to select one of the four address subsets.
In the illustrative embodiment, dispatch unit 44 is the only point of centralization or interaction between the different instruction and data pipelines. As a consequence, if operations such as synchronizing instructions (e.g., SYNC) must be made visible to all caches or all system interconnects, dispatch unit 44 broadcasts such operations to all LSUs 24. The synchronizing instructions are thereafter made visible on all system interconnects 12.
Referring again to FIG. 2, general purpose register file (GPRF) 28 and floating-point register file (FPRF) 30 are utilized to temporarily store integer and floating-point operands consumed by and resulting from instruction execution. Thus, IU 22 is coupled to GPRF 28, FPU 26 is coupled to FPRF 30, and GPRF 28 and FPRF 30 are each coupled to one or more (and possibly all) of LSUs 24. As shown in FIGS. 4A and 4B, which respectively illustrate more detailed views of GPRF 28 and FPRF 30, each register file contains a respective set of rename registers 70, 72 for temporarily storing result data produced by the execution of instructions and a set of architected registers 74, 76 for storing operand and result data. Result data is transferred from rename registers 70, 72 to the associated set of architected registers 74, 76 following execution of an instruction under the direction of completion unit 46 within ISU 20.
In accordance with the present invention, each of rename registers 70, 72 and architected registers 74, 76 may be partitioned between the various hashes so that only result data from instructions residing at and/or targeting addresses within the subset defined by a hash are stored in rename and architected registers associated with that hash. It is important to note that the number of registers allocated to each hash within each of register sets 70, 72, 74 and 76 can differ and the number of rename and architected registers allocated to each hash may be programmable or dynamically alterable during operation of processor 10, for example, in response to an on-chip performance monitor 60 detecting a threshold number of dispatch stalls for instructions having addresses within a particular address subset.
There are several ways in which the enhanced parallelism of the hashed and partitioned storage subsystem of the present invention can be exploited. For example, a compiler can be optimized to allocate different classes of data, for example, instructions, data, and the instruction page table entries and data page table entries utilized for address translation, to different address subsets. Alternatively, the classes of data assigned to each address subset may be data for different types of applications, for example, technical or commercial. The compiler can also distribute variables accessed by software among the various address subsets to maximize utilization of LSUs 24.
With reference now to FIG. 5, there is depicted a block diagram of an illustrative embodiment of a compiler that implements the optimizations described above. In the illustrative embodiment, compiler 80 includes a scanner/parser 82 that, in response to receipt of an instruction set architecture (ISA) source program as an input, tokenizes the ISA source program and verifies program syntax according to a defined context-free grammar. Scanner/parser 82 outputs a syntactic structure representing the program to translator 84. Translator 84 receives the output of scanner/parser 82 and generates either an intermediate code representation or target machine code after verifying that the constructs parsed by scanner/parser 82 are legal and meaningful in context. According to the illustrative embodiment, an optimizer 86 receives an intermediate code representation produced by translator 84 and optimizes the location of variables in memory, register utilization, etc., as described above by reference to a hashing algorithm known to be implemented by dispatch unit 44. The optimized intermediate code output by optimizer 86 is then utilized by machine code generator 88 to produce a target machine code executable by a processor 10.
Alternatively, or in addition to such compiler optimizations, the hashed and partitioned subsystem of the present invention can be exploited by incorporating an awareness of the hashing of memory addresses into the instruction set architecture (ISA) of processors 10. For example, FIG. 6 illustrates an ISA instruction 90 that, in addition to conventional opcode and operand fields 92 and 94, includes optional source and destination hash fields 96 and 98. Thus, a programmer could be permitted, by supplying value(s) within hash fields 96 and 98, to explicitly direct the compiler as to which address subset source data is drawn and the address subset to which result data is stored.
The above compiler and ISA mechanisms for directing data to selected address subsets are particularly advantageous when the hardware partitions having affinity with the various address subsets are individually tailored for the type and amount of data anticipated to be within each address subset. In other words, to enhance performance each hardware partition can be implemented differently from the others. For example, the hardware of some of LSUs 24 can be devoted to execution of only integer loads and stores (i.e., be connected to only GPRF 28), while the hardware of other LSUs 24 can be capable of executing only floating-point loads and stores (i.e., be connected to only FPRF 30). In addition, certain of LSUs 24 be implemented with duplicate hardware such that multiple load and store instructions targeting addresses within the address subset associated with those LSUs 24 by the hash algorithm can be executed in parallel.
Each level of cache can also be heterogeneous. For example, caches of the same type (e.g., L1 instruction cache, L1 data cache, and L2 cache) can be designed or configured with differing sizes, associativities, coherence protocols, inclusivities, sectoring, replacement policies, and prefetch behaviors. Such diversity among caches is particularly useful if different data types are allocated to different address subsets. For example, if the compiler is optimized to assign all locks to a small address subset, the caches having affinity to that address subset can be limited to a small size to reduce access latency and therefore improve system performance on updates to shared data. The "lock" caches may also exhibit a different behavior from caches associated with other address subsets, for example, a store-through (or store-with-update) rather than a write-back protocol, to make the release of a lock visible to other processors 10 via a particular system interconnect 12 in response to execution of a store-conditional instruction.
As noted above, the implementation of diverse hardware components of the same type can also extend to system interconnects 12, and can also extend to memory controllers 14 and system memories 16. For example, a particular memory controller 14 in FIG. 1 can be implemented with duplicate memory controller hardware operating in parallel, and different memory controllers 14 can access the associated system memory 16 differently to retrieve a requested cache line of data (e.g., horizontal versus vertical slicing of memory) In addition, different system memories 16 can be implemented with differing memory technologies, for example, synchronous dynamic access memory (SDRAM) versus DRAM, differing module sizes, etc.
The hashed and partitioned storage subsystem of the present invention also preferably supports dynamic hash optimization and dynamic repair capability. In a conventional processor having only one cache at each level in a cache hierarchy and single instances of other storage subsystem circuitry, the occurrence of a double-bit ECC error in a particular cache or circuit would disable the processor. In contrast, if a double-bit ECC error (which is not correctable) is detected within a particular hardware partition of a processor 10 in accordance with the present invention, the hashing algorithm implemented by dispatch unit 44 can be altered dynamically to redistribute all addresses within the address subset associated with the defective partition to one or more of the other address subsets, thus idling the defective hardware (which may also be disabled). The hashing algorithm implemented by dispatch unit 44 can also be modified to redistribute the subsets to which memory addresses belong while retaining the full number of subsets, for example, to maximize LSU utilization, to improve address bus and/or data bus utilization or to reduce single-bit (soft) errors.
With reference now to FIG. 7, there is depicted an exemplary embodiment of a hash selection circuit that supports dynamic changes to the hashing algorithm implemented by dispatch unit 44. Hash selection circuit 100 includes a number of hashing circuits 102 (one of which may be hashing circuit 50 of FIG. 3A) that each receive certain of the bits of effective address 60 as inputs and provide a hash output designating one of the hardware partitions. As noted above, the hashing algorithms implemented by hashing circuits 102 preferably differ, such that some of hashing circuits 102 hash addresses to fewer than all of the hardware partitions and others of hashing circuits 102 provide different hashes but still distribute addresses among all hardware partitions. The hash output of each hashing circuit 102 forms an input of multiplexer 104, which selects one of the hash outputs as its output in response to select signal 106. As illustrated, select signal 106 is derived from the contents of control register 108, which may in turn be set by either or both of monitoring software and monitoring hardware (e.g., performance monitor 60).
Once a dynamic update has been made to the control register 108 of a processor 10 within data processing system 8, coherent operation of data processing system 8 requires that a similar update be performed at each of the other processors 10. These updates can be handled by sourcing special transactions from the updated processor 10 on system interconnects 12 or by execution of a software exception handler that writes a new value to each other control register 108.
To minimize the performance penalty associated with a dynamic hash update, L2 caches 34 are preferably implemented such that full addresses are utilized and such that each L2 cache 34 snoops all address: transactions regardless of the address subset to which the address transactions belong. With this arrangement, a dynamic change in the address hash implemented by dispatch unit 44 would require only caches in a disabled hardware partition to be flushed. However, if each L2 cache 34 only snoops address transactions for its assigned address subset, all LSUs 24 and caches within each hardware partition from which any address is reassigned would have to be flushed prior to enforcing a dynamic change in the hash.
As has been described, the present invention provides an improved processor and data processing system architecture having a hashed and partitioned storage subsystem. The present invention not only enhances performance through increased hardware parallelism, but also permits the various hardware partitions to be individually optimized for the type of data contained in each address subset. Advantageously, the address subset assigned to each hardware partition can be changed dynamically by updating the hash, thus permitting runtime optimization and dynamic repair capability. The hashed and partitioned architecture of the present invention is also highly scalable and supports future increases in processor operating frequency through the addition of more hardware partitions.
While the invention has been particularly shown and described with reference to a preferred embodiment, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention. For example, although a compiler in accordance with the present invention can reside within the volatile and non-volatile storage of an operating data processing system, the compiler may alternatively be implemented as a program product for use with a data processing system. Such a program product can be delivered to a data processing system via a variety of signal-bearing media, which include, without limitation, non-rewritable storage media (e.g., CD-ROM), rewritable storage media (e.g., a floppy diskette or hard disk drive), and communication media, such as digital and analog networks. It should be understood, therefore, that such signal-bearing media, when carrying or encoding computer readable instructions that direct the functions of the present invention, represent alternative embodiments of the present invention.
|Cited Patent
|Filing date
|Publication date
|Dec 5, 1983
|Feb 24, 1987
|Ncr Corporation
|Data handling system for handling data transfers between a cache memory and a main memory
|Jun 27, 1985
|Jul 5, 1988
|Encore Computer Corporation
|Hierarchical cache memory system and method
|May 12, 1989
|Jun 12, 1990
|Allied-Signal Inc.
|Operations controller for a fault tolerant multiple node processing system
|Feb 25, 1992
|Apr 4, 1995
|Industrial Technology Research Institute
|Multi-threaded microprocessor architecture utilizing static interleaving
|Dec 22, 1992
|Oct 31, 1995
|International Business Machines Corporation
|Apparatus for vetoing reallocation requests during a data transfer based on data bus latency and the number of received reallocation requests below a threshold
|Jun 6, 1995
|Mar 12, 1996
|Fujitsu Limited
|Vector data processing system with instruction synchronization
|Jan 13, 1995
|Aug 13, 1996
|Emc Corporation
|Multiple controller sharing in a redundant storage array
|May 31, 1991
|Jul 15, 1997
|Bull Hn Information Systems Inc.
|Fault tolerant multiprocessor computer system
|Feb 9, 1995
|Dec 2, 1997
|Integrated Device Technology, Inc.
|Direct-mapped cache with cache locking allowing expanded contiguous memory storage by swapping one or more tag bits with one or more index bits
|Aug 31, 1995
|Jan 27, 1998
|International Business Machines Corporation
|Circuit for converting address operands supplied by a program to hashed virtual address
|Jun 10, 1997
|Dec 29, 1998
|International Business Machines Corporation
|Microprocessor with an architecture mode control capable of supporting extensions of two distinct instruction-set architectures
|Dec 17, 1997
|Jan 12, 1999
|International Business Machines Corporation
|Scalable symmetric multiprocessor data-processing system with data allocation among private caches and segments of system memory
|Dec 17, 1997
|Apr 6, 1999
|International Business Machines Corporation
|Method and system for allocating data among cache memories within a symmetric multiprocessor data-processing system
|Jul 29, 1997
|Aug 3, 1999
|Digital Equipment Corporation
|Multiprobe instruction cache with instruction-based probe hint generation and training whereby the cache bank or way to be accessed next is predicted
|Dec 14, 1995
|Sep 21, 1999
|Industrial Technology Research Institute
|Computer memory management system using physical segmentation space allocation
|Feb 21, 1997
|Oct 26, 1999
|Wilmot, Ii; Richard Byron
|Method and apparatus for annotating operands in a computer system with source instruction identifiers
|Sep 25, 1997
|Nov 30, 1999
|Technion Research And Development Foundation Ltd.
|System and method for concurrent processing
|Jun 12, 1996
|Mar 14, 2000
|Fujitsu Limited
|Cache memory device and method for providing concurrent independent multiple accesses to different subsets within the device
|Mar 9, 1995
|Jun 27, 2000
|Lsi Logic Corporation
|Processor having a scalable, uni/multi-dimensional, and virtually/physically addressed operand register file
|Dec 17, 1997
|Jul 25, 2000
|International Business Machines Corporation
|Method and system for increasing system memory bandwidth within a symmetric multiprocessor data-processing system
|Sep 12, 1997
|Oct 3, 2000
|Siemens Aktiengesellschaft
|Data processing unit with hardware assisted context switching capability
|Sep 5, 1997
|Oct 24, 2000
|International Business Machines Corporation
|Data processing system and multi-way set associative cache utilizing class predict data structure and method thereof
|May 28, 1998
|Oct 31, 2000
|Emc Corporation
|Input/output request allocation by establishing master command queue among plurality of command queues to receive and store commands, determine logical volume, and forwarding command to determined logical volume
|Dec 31, 1997
|Jan 16, 2001
|Dana Corporation
|Electronic controller having automatic self-configuration capabilities
|Jun 10, 1998
|Mar 6, 2001
|Compaq Computer Corporation
|Method and apparatus for failure recovery in a multi-processor computer system
|May 27, 1998
|Mar 20, 2001
|Hewlett Packard Company
|Cache management for a multi-threaded processor
|Sep 25, 1997
|Mar 27, 2001
|Emc Corporation
|Method and apparatus for the on-line reconfiguration of the logical volumes of a data storage system
|Sep 10, 1999
|Aug 28, 2001
|Seiko Epson Corporation
|High-performance, superscalar-based computer system with out-of-order instruction execution and concurrent results distribution
|Cho, Sangyeun et al.,"Decoupling Local Variable Accesses in a Wide-Issue Superscalar Processor, " IEEE Proceedings of the 26th International Symposium on Computer Architecture, 1999, pp. 100-110.
|Gupta et al., "Demonstration of Automatic Data Partitioning Techniques for Parallelizing Compilers on Multicomputers," IEEE, pp. 179-193, Mar. 1992.
|Leupers et al., "Retargetable Assembly Code Generation by Bootstrapping," IEEE, pp.: 88-93, May 1994.
|Liem et al., "Address Calculation for Retargetable Compilation and Exploration of Instruction-Set Architectures," ACM, pp. 597,600, Jun. 1996.
|Marwedel, "Code Generation for Core Processors," IEEE, pp. 232-237, Jun. 197.
|Neefs, Hank et al., "A Technique for High Bandwidth and Deterministic Low Latency Load/Store Accesses to Multiple Cache Banks," IEEE Sixth International Symposium on High-Performance Computer Architecture, 1999, pp. 313-324.
|Yoaz, Adi et al., "Speculation Techniques for Improving Load Related Instruction Scheduling," IEEE Proceedings on the 26th International Symposium on Computer Architecture, 1999, pp. 42-53.
|Citing Patent
|Filing date
|Publication date
|Sep 29, 2000
|Sep 23, 2003
|Emc Corporation
|Very efficient in-memory representation of large file system directories
|Jun 24, 1999
|Jul 13, 2004
|Ati International Srl
|Modifying program execution based on profiling
|Oct 28, 1999
|Aug 17, 2004
|Ati International Srl
|Computer execution by opportunistic adaptation
|Nov 3, 1999
|Sep 7, 2004
|Ati International, Srl
|Safety net paradigm for managing two computer execution modes
|Jun 24, 1999
|Nov 30, 2004
|Ati International Srl
|Profiling program execution into registers of a computer
|Jul 7, 1999
|Oct 11, 2005
|Ati International Srl
|Recording classification of instructions executed by a computer
|Aug 7, 2003
|Aug 8, 2006
|International Business Machines Corporation
|Dynamic allocation of shared cache directory for optimizing performance
|Feb 27, 2004
|Mar 24, 2009
|Secure 64 Software Corp.
|Operating system capable of supporting a customized execution environment
|Feb 25, 2005
|Jul 27, 2010
|Microsoft Corporation
|Receive side scaling with cryptographically secure hashing
|Oct 31, 2007
|May 10, 2011
|Ati Technologies Ulc
|Computer for executing two instruction sets and adds a macroinstruction end marker for performing iterations after loop termination
|Dec 2, 2004
|Nov 22, 2011
|Ati International Srl
|Using on-chip and off-chip look-up tables indexed by instruction address to control instruction execution in a processor
|Aug 30, 1999
|Dec 6, 2011
|Ati Technologies Ulc
|Altering data storage conventions of a processor when execution flows from first architecture code to second architecture code
|Dec 2, 2004
|Feb 21, 2012
|Ati Technologies Ulc
|Detecting conditions for transfer of execution from one computer instruction stream to another and executing transfer on satisfaction of the conditions
|Sep 25, 2007
|Feb 28, 2012
|Ati Technologies Ulc
|Apparatus for executing programs for a first computer architechture on a computer of a second architechture
|Dec 1, 2006
|Sep 10, 2013
|International Business Machines Corporation
|Selectively isolating processor elements into subsets of processor elements
|Apr 26, 2011
|Dec 10, 2013
|Broadcom Corporation
|Storage device content authentication
|Feb 13, 2012
|Jul 22, 2014
|Ati Technologies Ulc
|Apparatus for executing programs for a first computer architecture on a computer of a second architecture
|Feb 27, 2004
|Sep 9, 2004
|Secure64 Software Corporation
|Operating system capable of supporting a customized execution environment
|Aug 7, 2003
|Feb 10, 2005
|International Business Machines Corportioa
|Dynamic allocation of shared cach directory for optimizing performanc
|Sep 18, 2003
|Mar 24, 2005
|Anthony Fox
|Trash compactor for fast food restaurant waste
|Feb 25, 2005
|Aug 31, 2006
|Microsoft Corporation
|Receive side scaling with cryptographically secure hashing
|Dec 1, 2006
|Jun 5, 2008
|International Business Machines Corporation
|Runtime configurability for crt & non crt mode
|Apr 26, 2011
|Aug 18, 2011
|Broadcom Corporation
|Storage Device Content Authentication
|U.S. Classification
|International Classification
|Cooperative Classification
|European Classification
|Jul 30, 1999
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ARIMILLI, RAVI K.;CLARK, LEO J.;DODSON, JOHN S.;AND OTHERS;REEL/FRAME:010141/0034
Effective date: 19990728
|Jan 9, 2006
|Fee payment
Year of fee payment: 4
|May 31, 2010
|Maintenance fee reminder mailed
|Oct 22, 2010
|Lapse for failure to pay maintenance fees
|Dec 14, 2010
|Expired due to failure to pay maintenance fee
Effective date: 20101022


text:
Release date:
October 4, 2012
Release Number:
CLINTON, Miss.
There are four ways to reach FEMA in Mississippi:
- You can register with FEMA on-line at DisasterAssistance.gov
- With your smartphone at m.fema.gov
- By calling toll-free at 1-800-621-3362 and 800-462-7585 (TTY), or
- Visit any of the disaster recovery centersEven if you have insurance, you should register. FEMA assistance may help pay for repairs that insurance doesn't cover.
- If you rent or are a homeowner, you should apply for federal disaster assistance. You may be eligible for rental assistance, a grant to replace personal destroyed property or a low-interest SBA disaster home loan.
- FEMA disaster assistance is not income sensitive – your income does not affect your eligibility.
- FEMA disaster assistance does not affect other government assistance like Medicare, Social Security, Medicaid or pensions.
Accepting disaster assistance does not keep other people from receiving it.
- Disaster assistance from FEMA is not taxable.
- Non U.S. citizens may be eligible for FEMA assistance if they are lawful permanent residents or otherwise have legal status.
- Registering with the American Red Cross or calling 2-1-1 is not registering with FEMA. To be eligible for federal disaster assistance, you have to register with FEMA.
- The U.S. Small Business Administration – SBA – offers low-interest disaster loans to homeowners and renters to repair or replace disaster-damaged real estate and personal property. SBA also offers loans to businesses to repair and replace disaster-damaged property and offers economic injury disaster loans to assist with working capital.
FEMA's mission is to support our citizens and first responders to ensure that as a nation we work together to build, sustain, and improve our capability to prepare for, protect against, respond to, recover from, and mitigate all hazards.
Last Updated:
July 8, 2017 - 11:32
State/Tribal Government or Region:


text:
GENEALOGY-DNA-L ArchivesArchiver > GENEALOGY-DNA > 2011-06 > 1307425529
From: "Irish III DNA" <>
Subject: Re: [DNA] yDNA Haplogroup of President J F Kennedy
Date: Tue, 7 Jun 2011 15:45:29 +1000
In-Reply-To: <email@example.com>
The discussion on Social Security Numbers is all very interesting, but does not answer my original question:_
Is the y-DNA haplogroup of the family of President John F Kennedy known?
Dennis Wright
A member of the Irish Type III haplogroup has asked me if President J F Kennedy's haplogroup was known.
While Kennedy is a Dalcassian Sept, not all Kennedys necessarily fall in this group.
I am also aware of a supposed JFK lovechild, a Jack Worthington, asking for a paternity test in about 2008.
Was this lovechild claim pursued? Is the Presidential Kennedy haplogroup known?
Dennis Wright
Donnchadh Mac an tSaoir
Irish Type III
This thread:
|Re: [DNA] yDNA Haplogroup of President J F Kennedy by "Irish III DNA" <>


text:
It is a well known fact that acne affects the vast majority of people at some stage in their lives; something like 8 out of 10 people suffer from this ailment at one time or another. Very often the medicines that can be bought either over-the-counter or via a prescription can work out to be very expensive, especially if taken in the doses that the manufacturer suggests to clear the skin complaint. This is perhaps why an increasing number of people are choosing to turn to more natural and cost effective ways of treating their acne. Coconut oil for acne is one such treatment that is getting rave reviews from around the world; this method is fast becoming one of the most popular ways of relieving the symptoms of acne.
How Coconut Oil Treats Acne
Coconut oil for acne is effective because it contains antibacterial properties that help to contain and reverse the symptoms of the condition. Put simply, acne is caused because of a build-up of bacteria as dead skin cells or dirt that blocks the pores in the skin; when the pores become infected or inflamed the result is then called acne. In addition to this, coconut oil is rich in vitamin E; it is this vitamin that also helps the sebum glands to function properly and helps to reduce the outbreaks of acne. Other benefits of vitamin E are that it works as a moisturizer and a sunscreen all rolled into one.
In many cases the coconut oil can have very quick results, with people reporting that in as little as a couple of weeks their skin started to clear up from the acne, and felt brighter as a result.
The visible redness from the acne is reduced by the antibacterial qualities of the coconut oil, with the previously blocked pores becoming smaller; giving the skin a much healthier look.
Which Coconut Oil Works the Best?
When it comes to selecting the best type of coconut oil to use it is best to avoid the unrefined versions, as these can contain impurities and can also be unhygienic. The best results are achieved when using a virgin coconut oil.
How to Use the Coconut Oil
For topical treatment:
- Open your pores as much as possible; this can be achieved by taking a hot shower or by using a hot flannel.
- You can either use the coconut oil neat or add some salt to it, when adding salt it will act as an exfoliator; this will help to remove the dead skin cells as well.
- Once the oil is applied the face should be covered with a damp washcloth for between 10 – 15 minutes, this will help the skin to soak up the oil.
- After this stage the oil should be pretty well absorbed into your skin.
- You can now use a clean washcloth to remove any surface oil that might remain.
This method should be followed once or twice per week with visible results normally within the first couple of weeks of the applications.
It is also possible to take coconut oil for acne as a digestible food product.
For oral consumption:
- Take 2-4 tablespoons of coconut oil each day.
- Mix in to green tea or other herbal drinks.
- Add to salads.
- Add to food dishes in general cooking.
Coconut oil for Acne Recommended by a Supermodel
Supermodel Miranda Kerr is a strong advocate of using coconut oil in this way; she believes it contributes to her glowing skin and hydrated hair. Perhaps this is the reason why Miranda is able to keep her skin looking radiant and blemish free, with the coconut oil eliminating the bad bacteria in her body so she doesn't have to worry too much about unsightly pimples or acne.


text:
RaboDirect Pro12: Dragons hold out against Scarlets in thrilling Welsh derby
Dragons continued their fine start to the Pro12 campaign by securing a 23-16 win in a Welsh derby against the Scarlets.
Last Updated: 20/09/13 10:52pm
Both sides had their periods of dominance with Dragons prop Phil Price and full-back Dan Evans crossing for the home region while centre Scott Williams led the Scarlets comeback.
Wales international winger Tom Prydie dissected the uprights with two long-range penalties, before fly-half Jason Tovey added both conversions and another three-pointer for the hosts.
Wales outside-half Rhys Priestland kicked three Scarlets penalties and converted Williams' try but, despite an intense periord of pressure in the final throes, the Scarlets were unable to find the converted try necessary to win.
British and Irish Lions stars Toby Faletau and Jonathan Davies lined up against each other as they returned to regional action for the first time on Friday evening.
Former Wales cap Prydie was clinical from the off, firing home a 45-metre penalty to get the Dragons on the scoreboard, before almost scoring in the right corner when he sprinted 35 metres but was found to have put a foot in touch just inches short.
Faletau found fault in the Scarlets defence moments later when Priestland's attempted clearance from inside his own try area was charged down by the Lions back-row but only for the ball to fly dead.
But the Dragons would not be denied and, after heavy pressure inside the visitor's 22, the ball found its way wide on the left where scrum-half Richie Rees found Price to drive over.
Tovey converted but eventually the Scarlets opened their account as Priestland was gifted an easy three points.
Almost directly from the restart of Priestland's penalty, the Dragons had the Scarlets back on the rack as Evans completed a fine team play to score, with Tovey converting.
Priestland added a second Dragons penalty before the Scarlets danced down field and pressurised the home side as centres Davies and Williams combined, with the latter finding his way over the line as the visitors fought back.
The intensity continued after the break with Priestland bringing the Scarlets back to within a point before Tovey's penalty and Prydie's 40 metre strike gave the hosts a seven-point advantage.
A thrilling finale saw the Scarlets have a scrum on the home line which went on past the 80 minute mark before the fourth reset saw the Dragons win possession and fire the ball into touch to secure derby victory.


text:
With Rose away for a while, I'm thinking Hector might know the answer to this, for two reasons: 1) he's in a tropical place and 2) he's a cake master!
I want to create a special gift cake for a friend who loves Art Deco and coconut & banana flavors combined. So, I'm thinking I'll make Rose's Art Deco cake from TCB, but instead of the chocolate truffle layers, use her Cordon Rose Banana Cake layers instead.
However, I want to add a coconut flavor along with the banana.
Do you think I could use coconut milk (from fresh coconuts) in place of the water called for in the classic rolled fondant recipe for the icing?
I can't seem to find any info online about whether the chemical properties of coconut milk would alter the outcome of the fondant.
Any other suggestions about getting coconut into the cake would be welcomed, too!


text:
USA TODAY's interactive electoral vote tracker lets you build election scenarios, share them with friends and study past election outcomes.
USA TODAY's interactive presidential poll tracker helps you dig into the various possible head-to-head polling matchups nationwide.
On going to war
As a U.S. senator representing North Carolina in 2002, Democrat John Edwards voted to give President Bush the authority to use military force against Iraq. At the time, he called Saddam Hussein's regime in Iraq "a grave threat to America" and said it must be disarmed. Edwards cautioned then that the Bush administration had not provided enough detail on how the United States would help Iraqis rebuild or create a democratic government.
Edwards renounced his 2002 vote in November 2005 and said "it was a mistake" to vote for using military force against Iraq. In doing so, Edwards tried to distinguish himself from Democratic rivals such as Hillary Rodham Clinton who also supported the 2002 Iraq resolution.
On Bush's troop increase
Edwards opposed Bush's plan in January 2007 to temporarily boost U.S. troop levels in Iraq to combat sectarian violence and help Iraqis achieve independence.
When Bush proposed in September 2007 to withdraw those additional forces — but leave about 130,000 U.S. troops in Iraq — Edwards said it would be wrong for Congress or the public to give the president more time. Edwards bought airtime on MSNBC after Bush's Sept. 13 primetime address to the nation to offer his own view. "Our troops are stuck between a president without a plan to succeed and a Congress without the courage to bring them home," he said.
On moving forward
Edwards calls for an immediate draw down of 40,000 to 50,000 American combat troops in Iraq and for all troops to be gone nine to 10 months after that. Congress should block funding for any commitment of new U.S. forces and force Bush to seek new authority to be in Iraq, Edwards has said. He opposes permanent U.S. military bases in Iraq but says the United States should retain "sufficient forces in the region" to ensure stability.
Read more stories about Iraq


text:
Democracy Now! is a non-profit organization funded through individual donations and foundation
grants. We do not accept any corporate underwriting, advertising, or government support. Your support is vital to
sustain and grow Democracy Now!
National Exclusive...Xiomara Castro de Zelaya, Wife of Ousted Honduran President, Calls on US to Aid Her Husband's Return Home: "We Want Justice, We Want Peace, We Demand the Return to Democracy"
Tensions Rise in Latin America over US Military Plan to Use Three Bases in Colombia
Parole Hearing to Be Held Tuesday for Imprisoned Native American Activist Leonard Peltier
Democracy Now! is a 501(c)3 non-profit news organization. We do not accept funding from advertising, underwriting or government agencies. We rely on contributions from our viewers and listeners to do our work. Please do your part today.


text:
Description: The Political Map of Europe showing names of capital cities, states, towns, provinces, boundaries of neighboring countries and connected roads.
in the northern hemisphere, Europe has no less than five
major geographic regions offering a great diversity of
culture, natural sites, historical heritage and pristine
Each of the 50 countries has its own particular characteristics, although most countries have in common rich historical past, beautiful examples of architecture and art as well as a geographically diverse land.
Europe can be divided into Southeast Europe; the cradle of the Greek and Roman Empires; Central Europe, with its magnificent examples of Mediaeval historical heritage; Western Europe bordered by the Atlantic Ocean and Mediterranean Sea and Northeast Europe surrounded by the Baltic Sea with its numerous national parks and landscapes featuring fjords, glaciers and geysers.
The landscape throughout Europe offers far-reaching mountain ranges such as the Alps and Pyrenees, endless rivers flowing through breathtaking landscapes, such as the Danube and Rhine and many European capitals, which offer plenty of attractions for those in quest of cultural sites or those looking for entertaining activities.
Physical Map of Europe
Physical map and map image of Europe.
Road Map of Europe
Road map and map image of Europe.
Regional Directory of United States of America
Information and guide about United States of America and websites with American topics.
Regional Directory of Europe
Information and guide about Europe and websites with European topics.
Regional Directory of Australia
Information and guide about Australia and websites with Australian topics.


text:
Flourless Nutella Cake
I have to apologize. I haven't posted anything Nutella in way too long (covering eyes with hands). The shame. I hope I can make it up to you with this peace offering. Cake. Who doesn't love cake? Especially one that is a cross between a brownie and a cake and is overflowing with Nutella-liciousness. AND since it's flour less it's practically healthy right? If not, please don't ruin it and tell me. I'm holding onto that one thank you.
I've taken our uber popular FLOURLESS CHOCOLATE CAKE and modified it for us Nutella-holics. I've simply Taken out some of the chocolate and replaced it with Nutella. It's rich, decadent and I swear you won't miss the flour.
These are best eaten warm right out of the oven. If you wanted to drop a dollop of vanilla bean ice cream on top I wouldn't stop you.
Nutella Flourless Cakes
- Preheat oven to 325 degrees.
- Spray 8 - 7 ounce ramekins OR a 9" spring form pan with non-stick cooking spray. Set aside.
- Into a large microwave safe mixing bowl add butter, chocolate chips and Nutella. Use melt feature if available OR microwave at 30 second intervals stirring after each until completely melted.
- Let chocolate cool slightly. Whisk in egg yolks one at a time.
- Into your mixing bowl add egg whites. Using a whisk beat until stiff peaks are formed. Add sugar. Beat until glossy.
- To chocolate mixture add half of egg whites. Mix to combine. Carefully fold in remaining half. Equally distribute mixture between ramekins (or pour completely into 9" spring form pan)
- Bake for 35-45 minutes OR until cake pulls away from sides. Dust with powdered sugar.
17 Comments
I adore Nutella! And I love the short ingredient list!2
I love the individual servings, Paula. These look amazing!3
These little cakes are so pretty and decadent!4
So lovely – wishing I had a cup of this cake right now!5
love this one!!6
Oh my heaven Paula, this looks awesome!7
Paula, that is some kinda' yum!8
Yes, please! I am such a Nutella fanatic.9
Looks so rich and delicious!10
My stomach is growling right now. I totally want some!11
Oh girl, these look amazing! Love flourless cakes, and LOVE Nutella!12
Oh holy heaven! That looks ridiculous good!13
I consider Nutella a healthy product because it contains calcium. I imagine my bones getting stronger as I eat several of these yummy desserts!14
Paula: Do you cook the small ones for 35-45 minutes also or for less time.
These look delicious and I really need something sweet right now.
Question: How do you measure 2 ounces of Nutella? Please help!!


text:
by Susanne Posel, Occupy Corporatism:
Kelly Keisling, Tennessee state Representative, is concerned that the Obama administration and the Department of Homeland Security (DHS) are planning events that will lead to "martial law".
The DHS are seeking to hire "role players" for TSA and Air Marshall programs beginning in December 2012.
The use of role players facilitates training exercises for the US armed forces. Those same training exercises that were conducted during the 9/11 attacks which caused confusion and may have been the catalyst to allowing for the globalist-controlled destruction the Twin Towers to go through without disruption.
Private sector persons provided by the DHS could and probably would be used to create a false flag attack by their mere presence.
The solicitation and culmination of this possible coming false flag may be on or around the time of December 2012. With the assistance of Obama, as Commander-in-Chief, the suspension of the 2012 elections could be declared with an executive order for preservation of continuity of government.
The planned false flag attack, according to a DHS whistleblower , will be a staged assignation attempt on Obama that will be linked to a white supremacist group that will be used to incite black and Hispanic Americans into starting riots all across the nation.
Read More @ OccupyCorporatism.comHelp us spread the ANTIDOTE to corporate propaganda.
Please follow SGT Report on Twitter & help share the message.


text:
Vigil set for those soldiers who didn't return from the war in Vietnam
Michael Estocin's Navy jet was shot down over Vietnam more than four decades ago.
"He's been missing as long as me and my wife have been married — 46 years," said his brother, John Estocin, 72, of Turtle Creek.
Then-Lt. Cmdr. Michael Estocin, a Medal of Honor recipient, went down over Haiphong on April 26, 1967, when the jet was hit by shrapnel from an exploding surface-to-air missile. Because of cloud cover, it's not known whether he ejected from his Douglas A-4E Skyhawk attack plane.
"War is one of the worst things that can happen to any family," John Estocin said.
The loss of his brother was especially difficult on their parents, Mary and Michael.
"They had a tough time living with it,"John Estocin said. "He was shot down the day before his birthday."
A military commission declared Michael Estocin "dead/body not recovered" in November 1977.
He and other Vietnam War soldiers who did not return will be remembered this weekend at the Vietnam Veterans Inc. annual POW/MIA vigil on Saturday and Sunday in Soldiers & Sailors Memorial Hall & Museum. The ceremony begins at noon Saturday and concludes at 2 p.m. Sunday in Oakland.
"It's bad enough to lose someone in combat, but the not knowing is the worst," said T.J. McGarvey, 70, of Upper St. Clair, who served in Vietnam from 1967 to 1968 as a corporal with the 1st Battalion, 9th Marines, and has been involved with the vigil since 1980.
McGarvey said the vigil honors those who didn't get to hear two precious words: "Welcome home."
After opening ceremonies, the public can help honor those unaccounted for by bearing the U.S. flag for 15-minute intervals.
"That flag doesn't touch the ground for 26 hours," said Pat Ferris, 69, of McCandless, president of Vietnam Veterans Inc., Pittsburgh. "It's very meaningful for a lot of the guys. It's a solemn event for all of us."
The names of about 35 soldiers listed as prisoners of war or missing in action from the Pittsburgh region will be read during a candlelight vigil at 7:30 p.m. Saturday.
"You don't forget," said Robert "Butch" Burke, 69, of Brentwood, who was a sergeant with the Army's 46th Engineering Battalion in Vietnam from 1965 to 1967 and heads the vigil committee. "You hold that flag, and something comes around you, and you reflect, 'Why me? Why not them?' "
Many veterans can't get through the vigil without becoming emotional, Burke and McGarvey said.
Frances Colletto lost a son in Vietnam 44 years ago but gained a brotherhood.
"I'm related to them all. They're all my boys," said Colletto, who turned 99 on Thursday and is the oldest Gold Star Mother from Vietnam in the group's Allegheny County chapter.
Her son, Army Pfc. Albert V. Colletto Jr., 20, died Aug. 12, 1969, of wounds suffered during a firefight in A Shau Valley. She has attended the POW/MIA vigils for decades.
"It's very important to her," said her daughter, Carolyn Stewart, 76, of Morningside. "There's a closeness there with the boys."
Established in 1928 by mothers who had sons in World War I, the American Gold Star Mothers organization includes women across the country who lost sons or daughters in military service. There are about 2,500 members. The Allegheny chapter has about 25 members.
Craig Smith is a Trib Total Media staff writer. Reach him at firstname.lastname@example.com.


text: From January 1, 2013 through February 22, 2013, we exited $208 million of investment commitments. Of these investment commitments, 47% were first lien senior secured loans, 45% were second lien senior secured loans, 7% were investments in subordinated certificates of the SSLP and 1% were other equity securities. Of the $208 million of exited investment commitments, 97% were floating rate, 2% were fixed rate and 1% were non-interest bearing. The weighted average yield of debt and other income producing securities exited or repaid during the period at amortized cost was 9.8%. On the $208 million of investment commitments exited from January 1, 2013 through February 22, 2013, we recognized total net realized gains of approximately $10 million.In addition, as of February 22, 2013, we had an investment backlog and pipeline of approximately $290 million and $155 million, respectively. Investment backlog includes transactions approved by our investment adviser's investment committee and/or for which a formal mandate, letter of intent or a signed commitment have been issued, and therefore we believe are likely to close. Investment pipeline includes transactions where due diligence and analysis are in process, but no formal mandate, letter of intent or signed commitment have been issued. The consummation of any of the investments in this backlog and pipeline depends upon, among other things, one or more of the following: satisfactory completion of our due diligence investigation of the prospective portfolio company, our acceptance of the terms and structure of such investment and the execution and delivery of satisfactory transaction documentation. In addition, we may syndicate a portion of these investments. We cannot assure you that we will make any of these investments or that we will syndicate any portion of these investments. WEBCAST / CONFERENCE CALL Ares Capital will host a webcast/conference call on Wednesday, February 27, 2013, at 11:00 a.m. (ET) to discuss its financial results for the fourth quarter and year ended December 31, 2012. PLEASE VISIT OUR WEBCAST LINK LOCATED ON THE HOME PAGE OF THE INVESTOR RESOURCES SECTION OF OUR WEBSITE FOR A SLIDE PRESENTATION THAT COMPLEMENTS THE EARNINGS CONFERENCE CALL.


text:
Donut Fryer HoppersDonut fryer hoppers help make your version of a perfect donut. Chose the type of donut hopper to help distinguish what type of donut you will make such as: mini donuts, full size donuts, and more.
Belshaw Adamatic MK-1502-1 - Donut Robot Mini-Donut Hopper with 1" Double Plunger
List Price: $2,964.41
Our Price: $1,754.09The Mini Donut Conversion Kit is made up of exactly the same hopper and plunger combination used by Donut Robot® GP models. You can use the kit with standard Donut Robot® models to change back and forth between standard size donuts and mini donuts. It includes a Mini Donut Hopper and 1-inch Double Plunger. Your machine will use the same conveyor, so it will not make mini donuts quite as fast as a GP machine. The table below gives you an idea of how many mini donuts the Conversion Kit will produce on a standard Donut Robot®. Not quite as many as a GP model, but definitely worth getting if you would like the flexibility to make both full size and mini donuts! Belshaw Adamatic by Unisource Donut Robot Mini-Donut Hopper with 1" Double Plunger [MK-1502-1] is perfect for your establishment. Learn More


text:
Police say the bodies of three men have been found in a Worcester apartment, and investigators believe the deaths are drug-related.
Police said Monday evening they don't believe foul play was involved.
Police said a worker who came to do scheduled maintenance discovered two unresponsive men in the front of the apartment, and his supervisor called for emergency help. When police and emergency medical technicians arrived at about 2:40 p.m. they found a third man unresponsive at the rear of the apartment.
The men were pronounced dead at the scene. Their names are not being released until relatives have been notified.
Police said the apartment is located on Outlook Drive in the Washington Heights Community.


text:
Montgomery County Police are looking for four men who they say stole several purses worth a total of $10,000 from a Jimmy Choo store.
Police said four men entered the store, located in Chevy Chase, on Wednesday and walked out about 10 to 15 seconds later with several purses. Employees told police they saw three of the men jump into a red four-door sedan that was waiting outside. All four were black males.
A reward of $10,000 is being offered for information leading to the arrest and/or indictment.


text:
Last Thursday, the 24th of January, we are celebrating Prophet Mohammed's (PBUH) birthday! (I'm not a Muslim but I got so accustomed to using the Peace-be-upon-him phrase after his name) Note that it's a lunar holiday so it changes every year. It was declared a public holiday giving us a long weekend. Can you take a guess where I've been?
How about you, how was your long weekend? Hope everyone enjoyed it as much as I did! :)


text:
TURIN – ItalDesign SpA will pull the shroud back on a new SUV concept for Mitsubishi Motors Corp. at the Geneva auto show next month.
Called the Nessie, the concept is designed to run on hydrogen fuel and was developed with Mitsubishi and Germany's Linde Group. The result is a massive, yet compact and friendly looking, vehicle with clean lines – and a clean V-8 engine.
The 2-door fastback seats four people.
Mitsubishi Nessie
ItalDesign is rolling out the concept in an attempt to send two messages: First, that it has – or would like to have – a long-term cooperative deal with Mitsubishi. Second, that it is continuing to pay attention to the evolution of both the SUV market and advanced technology such as hydrogen power.
The Nessie is one of four concepts ItalDesign will have at the show. It also is responsible for the full-scale models Alfa Romeo SpA will unveil of its new Brera and 159 cars, as well as a special version of the New Croma that will be unleashed by Fiat Auto SpA. (See related story: Geneva Packed With Product)


text:
on the Occasion of the 20th Anniversary of SICSA
A major international conference will be held at the Hebrew University of Jerusalem on 18-21 February 2003, called by the Vidal Sassoon International Center for the Study of Antisemitism--to deal with the challenges posed by the wave of antisemitism that has affected Jewish communities around the world and in Israel itself. The conference will examine the causes and deeper roots of the current wave of anti-Israelism, anti-Zionism and antisemitism, with a particular focus on the impact of globalization. The participants will attempt to demarcate the role of the media in the evolution of modern antisemitism and prejudice against other minorities. They will place the media within the historical contexts of Europe and the Middle East and trace manifestations in the modern media of older forms of antisemitism.
We are inviting some of the foremost scholars in the field of antisemitism as well as prominent journalists and media people to provide their insights into the renewed virulence of antisemitism at the turn of the twenty-first century and the multiple forms it is currently taking in different media outlets and forms of discourse. While antisemitic images and other hate messages may remain consistent over multiple generations, the rapid pace of technological progress furnishes new tools for antisemites and racists. As a result, the media revolution poses serious challenges for the Jewish and other minority communities. We hope that out of the debates on the reasons for the new wave of antisemitism a new strategy for combating it may emerge.
The initial preparations for this conference have been made by the outgoing chairperson of SICSA, Prof. Dalia Ofer. As of October 1, 2002, the new chairman of the Center, Prof. Robert Wistrich, is responsible for all further arrangements regarding the conference.
Copyright ©,2005 , The Hebrew University of Jerusalem. All Rights Reserved.


text:
He cleared at noon, as expected, and will be assigned to Hartford, with Chad Johnson being called up.
Whether this is a permanent thing depends on how Johnson plays as the backup, and how Valiquette plays for the Pack. I don't know if they've necessarily given up on him as a backup, but they may have … and the fact that nobody claimed him kind of says a lot about how he's played for the last calendar year.
But I imagine Johnson will play some, because it does him no good in terms of development to sit and sit and sit … and Lundqvist obviously is going to need some rest once the schedule gets heavy.