text:
|Publication number
|Publication type
|Application number
|Publication date
|Jan 31, 2006
|Filing date
|Jun 2, 2000
|Priority date
|Jun 2, 2000
|Fee status
|Publication number
|Ulrich Bortfeld
|Original Assignee
|Arm Limited
|Export Citation
|BiBTeX, EndNote, RefMan
|Patent Citations (11), Non-Patent Citations (5), Referenced by (54), Classifications (10), Legal Events (6)
|External Links: USPTO, USPTO Assignment, Espacenet
The present application relates to co-pending United States patent application of concurrent ownership entitled "METHOD AND APPARATUS FOR ACCELERATING HARDWARE SIMULATION," Ser. No. 09/586,325, filed on Jun. 2, 2000 and which is hereby incorporated by reference in its entirety.
1. Field of the Invention
The present invention relates generally to the field of digital design system verification and more specifically relates to advanced simulation techniques for digital system designs.
2. Related Art
In the electronic design automation ("EDA") market today, the general design cycle for digital systems involves creating a design for the system, validating the design, and then manufacturing the system. The validation process is the focus of the present invention.
Currently, system designs are validated using one of two methodologies. The first method involves creating a physical hardware replica of the design on a test board. This method is referred to as emulation. In today's world of system-on-a-chip ("SOC") designs, the emulation method is becoming increasingly untenable. Typically, the physical replication of a chip design on a test board uses discrete physical components to mimic components that the design engineers have integrated into the chip design. Therefore, an interface that does not exist in the design must be placed between the discrete components of the physical test board.
Because such an interface does not exist in the actual design, test boards are increasingly divergent from the designs they intend to replicate. Another drawback of using test boards is the lead time required to build a physical test board and the lead time required to create the necessary interfaces between the components of the system. This additional delay, which typically can be as much several months per test board, so significantly increases the time for each iterative refinement step in the design cycle that emulation is nearly too burdensome to be useful in today's competitive reduced time-to-market environment.
Additionally, interfaces to the memory components used on a test board are typically not the same as the memory interfaces used in the design. This is often due to the fact that test boards use standard memory chips rather than the actual memory incorporated into the design. The use of these standard memory chips and their attendant interfaces further deviates the physical test board model from the actual design. For at least these reasons, the use of physical test boards to emulate electronic system designs is not very desirable.
The second method for validating a system design involves running a system simulation model on a computer. In order to perform a simulation, the system design is typically modeled using a hardware description language ("HDL") such as Verilog�. Alternatively, a system model can be created using the very high speed integrated circuit hardware description language ("VHDL").
Simulations can be performed on an abstract HDL or VHDL (collectively "HDL") based system model without the need for a physical hardware prototype. In this way, the behavior of a system design can be replicated in software such that a virtual simulation environment can accurately describe the characteristics of the newly designed system. Therefore, the typical problems associated with a physical test board can be overcome by executing an HDL system model in a virtual hardware simulation environment.
For example, it may only require a few days to create an HDL system model while creation of a physical test board typically may require several months. Also, it may only require a few hours to create an iterative second version HDL system model versus the several months required to create a similar second version test board.
Additionally, an HDL system model does not impose the use of non-existent interfaces between components because the model describes the components as they exist in the design. Furthermore, a HDL system model can accurately define the characteristics of the memory actually included in the design, rather than using standard memory modules. This eliminates the non conforming interfaces required by the use of standard memory chips on physical test boards.
However, although a system model has definite advantages over a physical test board, it has several drawbacks. With the growing complexity of systems comprising a mix of micro controllers, digital signal processors ("DSP"), random access memory ("RAM"), read only memory ("ROM"), dedicated logic, and various other interconnected components, the simulation of a system design has become a bottleneck in the total system design process. Complete system validation of an HDL system model is therefore impracticable for today's complex SOC devices.
Thus, a considerable drawback of an HDL system model is a significantly increased simulation time for complex SOC devices. For example, a physical test board will typically run about 10 times slower than the production version of the design being simulated. An HDL system model, on the other hand, will typically run about 1,000,000 times slower than the production version of the design being simulated. This significant difference in simulation speed considerably lengthens the amount of time needed for a system simulation environment to execute an HDL system model, thereby limiting the amount of system validation in today's reduced time-to-market environment.
Although in the past, moving to higher levels of abstraction and ignoring some level of detail in the system models has moderately increased the speed of simulations, the complexity of the designs being simulated has similarly increased. For example, in the late 1980's, gate level simulators typically offered a relatively low performance, measured in instructions per second ("IPS"). In the early 1990s, register transfer level ("RTL") simulators considerably improved performance. More recent system models created in HDL have additionally improved performance. However, because today's more complex designs typically require thousands of lines of code and millions of clock cycles to validate any significant portion of the system design, an average simulation run may take hours or even days to complete.
Another drawback of the HDL system model is that virtual simulations are event driven. For example, to simulate a simple read instruction within a processor, an HDL system model creates several separate events. Cumulatively, all of these events require that the computer running the simulation environment execute an extremely large number of instructions, which in turn causes the HDL system model to run about 1,000,000 times slower than the production version of the design being simulated. Additionally, all of the events in a HDL system model create an extremely granular level of detail that is not required by a design engineer to examine the success of a system model during and after the simulation run.
In addition to simulating an HDL system model of hardware components within a system design, system design validations must also simulate the software components of a system design with integrated hardware and software components. For example, U.S. Pat. No. 5,768,567 describes an optimizing hardware and software co-simulator and U.S. Pat. No. 5,771,370 describes a method and apparatus for optimizing hardware and software co-simulation. However, each of these patents require the use of a discrete logic simulator simulation environment for the hardware components and a discrete instruction set simulation environment for the software components.
Therefore, what is needed is a method and apparatus that overcomes these significant problems found in the conventional systems as described above.
The present invention provides a significant improvement over the conventional method of simulating the hardware and software components of SOC system designs. The present invention successfully integrates the hardware and software components of a system design in a single unified simulation environment. Additionally, the unified simulation environment has the advantage of running as a single process, which significantly improves debugging capabilities. Furthermore, the present invention employs a higher level of abstraction than conventional HDL system models, which significantly reduces simulation times while moving away from the detail saturated event driven simulations of the past.
The unified simulation environment focuses on integrating simulations of the hardware and software components of an embedded system design. For example, in a unified hardware-software simulation environment, the virtual prototype of the digital system design includes a high level general purpose programming language model of the system's memory components. Additionally, the unified simulation environment includes a high level general purpose programming language model of the system's processor core components. The unified simulation environment loads any application software to be simulated into the model of the memory component. This allows the processor core components to simulate the software components contemporaneously with the hardware components of the system model.
Another advantage of the unified simulation environment is that it runs as one process. Furthermore, a design engineer may run a debugger during a simulation to check on the status of memory, registers and other useful state information. Also, an advantage of the unified simulation environment is that it runs extremely fast and it can simulate multiple instantiations of a model, running at the same time.
Additionally, the unified simulation environment advantageously uses transaction based communications. This significantly increases the simulation speed by replacing the costly detail of event based communications with high level general purpose programming language function calls.
The details of the present invention, both as to its structure and operation, can best be understood in reference to the accompanying drawings, in which like reference numerals refer to like parts, and in which:
The present invention is directed toward a method for simulating hardware and software components of a digital system design in a unified simulation environment. After reading this description it will become apparent to one of ordinary skill in the art how to implement the invention in alternative embodiments and alternative applications. As such, this detailed description of various alternative embodiments should not be construed to limit the scope or breadth of the present invention.
I. Introduction
The increasing complexity of the current generation of system designs requires high speed system validation models. A system validation model may be a physical prototype, such as a system emulation board. A system validation model may also be a system simulation model created with the aid of computer software. A system simulation model that mimics the design of a particular system is known as a virtual prototype. A virtual prototype can model, for example, an SOC system with complete accuracy while simulating extremely fast and maintaining cycle accurate output information.
Typically, virtual prototypes can be written in a general purpose programming language. For example, in one embodiment a hardware simulation model could be written in C or C++. The simulation speed of these models can be several orders of magnitude above the simulation speed currently achieved by conventional HDL system models for comparable designs. Furthermore, unlike conventional instruction set simulators ("ISS"), virtual prototypes may accurately represent complete systems with multiple processors, DSPs, peripherals and their corresponding memory systems.
Virtual prototypes may also play an important role in design activities like architecture exploration, design validation and performance analysis. A virtual prototype may also be used as an executable specification for the hardware implementation process. Additionally, a virtual prototype can be used as a development platform for integrating software components into the hardware design.
Additionally, there is an inverse relationship between the level of detail in a hardware system model and the speed at which that model can be simulated. For example a hardware system model with a very high level of abstraction will simulate extremely fast in comparison to a system model with a very high level of detail. Therefore, it is desirable to create hardware system models with the highest possible level of abstraction while maintaining enough detail to verify the design.
In general, there are seven levels of abstraction in hardware system modeling. Layout level 106 has the highest amount of detail. Electrical level 108 increases the abstraction level yet maintains detail to the level of individual components such as transistors within the design. Gate level 110 also increases the level of abstraction, while providing detail to the granularity of logic gates contained within the design.
Register transfer level 112 and behavior level 114 both have a considerable level of detail while increasing the abstraction level to a point where simulation times may be reasonable. Current hardware system models are created in HDL at the behavioral and register transfer levels of abstraction. This level of abstraction causes an HDL system model to simulate at an event driven level of detail that provides precise timing correlation with the virtual system clock during simulation. In a high level system simulation environment, however, too much information may be generated at this event driven level of detail and the speed of the simulation may still be too slow.
At the behavioral model level 116, the level of abstraction is sufficiently higher to increase the speed of the simulation by an order of magnitude. Furthermore, the level of detail provided is based on each cycle of the virtual system clock in a simulation. This provides cycle accurate detail that is sufficient to verify a system design. The highest level of abstraction, algorithm level 118, does not provide enough detail to accurately verify a system design.
In one embodiment, the cycle based simulations of the cycle accurate behavioral model level 116 raises the level of abstraction in hardware simulation models. As a result, the event driven HDL simulations with their corresponding thousands of lines of code and millions of instructions are no longer required. This advantageously results in significantly reduced simulation times. A drawback of the higher abstraction level is a slight reduction in the sub-cycle event timing accuracy. However, the granular detail of sub-cycle events is typically not required by design engineers in the early phases of a system design process.
In an alternative embodiment of a cycle accurate simulation, transaction based interfaces model the communication between components as function calls. Rather than simulating each event that comprises a single transaction between two system components or sub-components, the present invention employs a set of function calls in an abstract software interface. For example, transaction based communication enables higher simulation speeds than event based communications because transaction based communications cause the computer running the simulation to execute a single instruction (the function call) per transaction. Conversely, event driven communications cause the computer running the simulation to execute an instruction for each sub-cycle event that comprises the transaction. Consequently, transaction based interfaces significantly speed up the simulation process for virtual prototypes.
The computer system 150 includes one or more processors, such as processor 154. Additional processors may be provided, such as an auxiliary processor to manage input/output, an auxiliary processor to perform floating point mathematical operations, a special-purpose microprocessor having an architecture suitable for fast execution of signal processing algorithms ("digital signal processor"), a slave processor subordinate to the main processing system ("back-end processor"), an additional microprocessor or controller for dual or multiple processor systems, or a coprocessor. It will be recognized that such auxiliary processors may be discrete processors or may be integrated with the processor 154.
The processor 154 is connected to a communication bus 152. The communication bus 152 may include a data channel for facilitating information transfer between storage and other peripheral components of the computer system 150. The communication bus 152 further provides the set of signals required for communication with the processor 154, including a data bus, address bus, and control bus (not shown). The communication bus 152 may comprise any known bus architecture according to promulgated standards, for example, industry standard architecture (ISA), extended industry standard architecture (EISA), Micro Channel Architecture (MCA), peripheral component interconnect (PCI) local bus, standards promulgated by the Institute of Electrical and Electronics Engineers (IEEE) including IEEE 488 general-purpose interface bus (GPIB), IEEE 696/S-100, and the like.
Computer system 150 includes a main memory 156 and may also include a secondary memory 158. The main memory 156 provides storage of instructions and data for programs executing on the processor 154. The main memory 156 is typically semiconductor-based memory such as dynamic random access memory (DRAM) and/or static random access memory (SRAM). Other semiconductor-based memory types include, for example, synchronous dynamic random access memory (SDRAM), Rambus dynamic random access memory (RDRAM), ferroelectric random access memory (FRAM), and the like, as well as read only memory (ROM).
The secondary memory 158 may include a hard disk drive 160 and/or a removable storage drive 162, for example a floppy disk drive, a magnetic tape drive, an optical disk drive, etc. The removable storage drive 162 reads from and/or writes to a removable storage unit 164 in a well-known manner. Removable storage unit 164 may be, for example, a floppy disk, magnetic tape, optical disk, etc. which is read by and/or written to by removable storage drive 162. As will be appreciated, the removable storage unit 164 includes a computer usable storage medium having stored therein computer software and/or data.
In alternative embodiments, secondary memory 158 may include other similar means for allowing computer programs or other instructions to be loaded into the computer system 150. Such means may include, for example, a removable storage unit 172 and an interface 170. Examples of secondary memory 158 may include semiconductor-based memory such as programmable read-only memory (PROM), erasable programmable read-only memory (EPROM), electrically erasable read-only memory (EEPROM), or flash memory (block oriented memory similar to EEPROM). Also included are any other removable storage units 172 and interfaces 170, which allow software and data to be transferred from the removable storage unit 172 to the computer system 150.
Computer system 150 also includes a communication interface 174. Communication interface 174 allows software and data to be transferred between computer system 150 and external devices, networks or information sources. Examples of communication interface 174 include a modem, a network interface (such as an Ethernet card), a communications port, a PCMCIA slot and card, an infrared interface, etc. Communication interface 174 preferably implements industry promulgated architecture standards, such as Ethernet IEEE 802 standards, Fibre Channel, digital subscriber line (DSL), asymmetric digital subscriber line (ASDL), frame relay, asynchronous transfer mode (ATM), integrated digital services network (ISDN), personal communications services (PCS), transmission control protocol/Internet protocol (TCP/IP), serial line Internet protocol/point to point protocol (SLIP/PPP), and so on. Software and data transferred via communication interface 174 are in the form of signals 178 which may be electronic, electromagnetic, optical or other signals capable of being received by communication interface 174. These signals 178 are provided to communication interface 174 via a channel 176. This channel 176 carries signals 178 and can be implemented using wire or cable, fiber optics, a phone line, a cellular phone link, a radio frequency (RF) link, or other communications channels.
Computer programming instructions (also known as computer programs or software) are stored in the main memory 156 and/or the secondary memory 158. Computer programs can also be received via communication interface 174. Such computer programs, when executed, enable the computer system 150 to perform the features of the present invention as discussed herein. In particular, the computer programs, when executed, enable the processor 154 to perform the features and functions of the present invention. Accordingly, such computer programs represent controllers of the computer system 150.
In this document, the term "computer program product" is used to refer to any media used to provide programming instructions to the computer system 150. Examples of these media include removable storage units 164 and 172, a hard disk installed in hard disk drive 160, and signals 178. These computer program products are means for providing programming instructions to the computer system 150.
In an embodiment where the invention is implemented using software, the software may be stored in a computer program product and loaded into computer system 150 using hard drive 160, removable storage drive 162, interface 170 or communication interface 174. The software, when executed by the processor 154, causes the processor 154 to perform the features and functions of the invention as described herein.
In another embodiment, the invention is implemented primarily in hardware using, for example, hardware components such as application specific integrated circuits ("ASICs"). Implementation of the hardware state machine so as to perform the functions described herein will be apparent to persons having ordinary skill in the relevant art.
In yet another embodiment, the invention is implemented using a combination of both hardware and software. It is understood that modification or reconfiguration of the computer system 150 by one having ordinary skill in the relevant art does not depart from the scope or the spirit of the present invention.
II. System Simulation Flow
The complexity of today's system design precludes a pure top down design, where a design engineer creates each component of the total system. Instead, today's system design process relies extensively on component and design reuse. For example, a large number of the components in a system design may be pre-designed building blocks, also referred to as intellectual property ("IP"). These IP blocks frequently originate from external third party IP vendors. A complication of this third party participation in the construction of a system simulation model has traditionally been the absence of an interface standard to link the various components of a system together.
The overall flow of a system simulation may detail the high level steps desired to create and execute a high performance system simulation model.
The design of a system simulation flow may begin with the creation of a system model, as illustrated in step 200. For example, when modeling a system, a design engineer may elect to reuse existing component models from a component repository. Additionally, the design engineer may choose to integrate IP component models from a third party IP vendor or create component models from scratch. Ultimately, the result of the system designer's compilation of these components is the system model.
Once a system model has been created, it is used to run a system simulation, as illustrated in step 210. In one embodiment, the simulation step aids a design engineer in determining the behavior of the system model. For example, a simulation run may consist of executing the system model in a simulation environment, resulting in information regarding the behavior of the model under specific circumstances. An advantage of running cycle accurate simulations at the behavioral abstraction level is that the amount of information generated by the simulation provides enough detail to validate the performance of the system model, while running orders of magnitude faster than the more detail oriented levels of abstraction.
A system model may also be used in a unified simulation, as seen in step 220. In one embodiment, use of the system model in a unified simulation allows the system model to be integrated as a component into higher level system models. For example, a system model of a micro controller may be integrated as a component into a system model comprising the micro controller component, a digital signal processor component, and a memory component. The composite system model may then be simulated in the HDL simulation environment.
In an alternative embodiment, use of the system model in a unified simulation allows application software to be loaded onto a memory component in the system model. For example, a low level operating system application may be loaded onto a memory component in the simulation environment. During the simulation, a processor component of the system model may simulate the operation of the operating system application by executing the instructions of the operating system. This allows a single simulation environment to simulate both the hardware components (memory and processor) as well as a software component (the operating system application).
A. Hierarchical System Modeling
In one embodiment, a system model may be comprised of top level components and the connections between those components. Each top level component may be described in terms of its sub-components and the connection between those sub-components. Furthermore, each sub-component may similarly be described in terms of its sub-components and the connection between those sub-components. Each level of sub-components that is described by a system model increases the level of detail in the system model and correspondingly decreases the level of abstraction for the model. As described above with reference to
In a simulation environment, system models may be viewed as individual components. A system model, for example, could be viewed as a black box with a set of configuration parameters, and the ability to receive input and provide output. This relative view allows a system model to later be combined with other system models in a larger simulation environment.
In step 310, sub-components may be added into the blank component. A design engineer may create the sub-component, integrate a third party IP sub-component, or select the sub-component from a component repository. The addition of sub-components into the blank component may also be referred to as instantiation. In one embodiment, a component may be comprised of sub-components originating from an in-house component repository, from third party IP providers, or created from scratch by a design engineer.
Once the sub-components have been instantiated in the component, in step 320 the sub-components are configured. In one embodiment, configuration of sub-components comprises specifying the available configuration parameters for a particular component. After configuring the sub-components, the sub-components are linked together, as illustrated in step 330. For example, a DSP sub-component may be connected to an RF signal receiver sub-component in a system model of a mobile communications device. Once the sub-components have been instantiated, configured, and connected, the component may be stored in the component repository for later use, as illustrated in step 340.
In one embodiment, the step of adding a component into the component repository further comprises pre-compiling shared objects, updating documentation, and updating release notes. In step 350, a design engineer may determine whether the system model includes additional components. If so, the process of creating a component may repeat. If no more components are required, the system model may be complete, as illustrated in step 360.
B. Simulation
Simulation of a hardware design allows a design engineer to analyze behavioral information pertaining to the design during and after the simulation run. For example, once a design has been created, a design engineer may create a system model for the design. This system model may also be referred to as a virtual prototype. A simulation environment may then execute the system model to generate information regarding the system model's responses to stimuli. Signals may be generated by a test bench, for example, to provide input and stimuli to the external pins and/or signals of the system model.
In step 410, the simulation environment determines if the component that has been loaded from the component library has any sub-components. If sub-components exist, those sub-components are instantiated, as illustrated in step 420. Once the sub-components have been instantiated, they are each configured and then connected to each other in steps 430 and 440, respectively.
For each sub-component, the simulation environment determines the presence of sub-components in step 410. If there are sub-components to the sub-component, they are instantiated, configured, and connected as described above. In this fashion, the simulation environment may recursively instantiate all of the sub-components that comprise the multi level design hierarchy. This process of instantiating, configuring, and connecting the sub-components may be referred to as elaboration.
In step 450, the simulation environment determines if the system model has any additional top level components. If there are additional components, the simulation loads the component and elaborates the sub-components until the entire design hierarchy is loaded into the simulation environment.
Once all of the components and sub-components have been loaded into the simulation environment and connected, the memory space of the processor components can be initialized, as illustrated in step 460. In one embodiment, components may initialize the memory space of processor components only after the connections between the processor and the memory subsystems are in place.
In step 470, the simulation of the system model takes place. For example, during the execution of the system model in the simulation environment, the virtual system clock time is advanced through repeated run and step commands. In one embodiment, the virtual system clock keeps track of the simulation time. In an alternative embodiment, execution of the system model can revert the virtual system clock to time zero by resetting the system model, as illustrated in step 480. For example, if the system is reset, the simulation may return to step 460, where the memory is re-initialized for a "cold start." Alternatively, the system may not re-initialize the memory and only re-initialize the registers for a "warm start."
Execution of the system model in the simulation environment completes when the input data has been exhausted, as illustrated in step 490. Once the simulation has ended, the simulation environment can terminate or the simulator can be restarted and return to execute the same or another system model. In one embodiment, a restart of the simulation environment may be equivalent to exiting the simulation environment and beginning again. Alternatively, if the simulation environment is not restarted, the simulation ends, as illustrated in step 495.
A simulation environment allows a system model to be included as a component of a higher level system model. In this fashion, a system model can be simulated with its peer level components that together comprise a higher level system model.
A unified simulation environment may simultaneously simulate a cycle accurate virtual prototype with an HDL system model or component. Advantageously, this unified simulation may enhance the hardware development by increasing the simulation speed and providing advanced debug capabilities. For example, a cycle accurate virtual prototype of a micro controller may be simulated with an event driven VHDL digital signal processor component and an event driven VHDL memory component.
In an alternative embodiment, a cycle accurate virtual prototype of a memory component may be instantiated in a simulation environment and then application software may be loaded into the memory component. For example, a low level operating system application software may be loaded into a cycle accurate virtual prototype of a memory component in a simulation environment. During the simulation, a cycle accurate virtual prototype for a processor component may simulate the operating system application by executing the instructions of the operating system application. This allows a single simulation to simulate both the hardware components (memory and processor) as well as a software component (the operating system application). In one embodiment, hardware components and software applications may be simultaneously simulated in a single simulation environment.
III. Simulation Interfaces
In a simulation environment, a system model with the top level components and sub-components is executed. Execution of a system model may verify, among other things, the communication between these components and sub-components. In the past, the communication between the components of conventional HDL system models was pin based. For example, any communication between a processor component and a memory component might cause signals to change on one or more pins connecting the two components. In an event driven simulation environment, each change of a signal is considered an event.
In one embodiment of the present invention, the events that comprise frequently repeated communications may be condensed into a single function call. A collection of related function calls may be referred to as an interface. Additionally, the interfaces that comprise a simulation environment may be logically separated into a control group and a peer group.
For example, the HDL simulator 520 may, in operation, simulate HDL component models. The conventional simulation may be event driven and therefore communication between the HDL component models may be comprised of signal changes on pins that interconnect two components, for example pin based interconnect 530. The translator 510 may translate the signals from pin based interconnect 530 into high level general purpose programming language communications for the component model. In one embodiment, the signals from pin based interconnect 530 are translated into C++ function calls. Advantageously, signals from a plurality of pins may be combined into a single function call.
A. Peer Interface
In one embodiment, peer interface 540 may be comprised of those functions that facilitate communication between individual components of a virtual prototype in an HDL simulation environment. As illustrated in
In one embodiment, peer interface 540 may be divided into three types of functions: clock, access, and signal functions. The clock functions are dedicated to synchronizing the computations of the individual components in a simulation model with the virtual system clock, thereby allowing the simulation to achieve cycle accurate behavior. Clock functions may account for nearly 50 percent of the total transactions in an average simulation.
The access functions are dedicated to handling data communications between components of a virtual prototype. The access functions may simulate all of the bus transactions in the HDL simulator 520, and may account for nearly 40 percent of the total transactions in an average simulation.
The signal functions are dedicated to handling those transactions that do not fall into the clock or access function categories. For example, signal functions may exist in the peer interface 540 for an interrupt signal or a clock enable signal. Signal functions may account for 5 to 10 percent of the total transactions in an average simulation.
1. Access Functions
In one embodiment, access functions may be used to model system buses and may consist of several function calls. A breakdown of the access functions may reveal several functions that handle all of the registration type tasks, several functions that handle all of the transaction type tasks, and several functions that handle all of the debugging type tasks.
In one embodiment, two functions that handle transaction type tasks may be READ and WRITE. The READ function, for example, may have an address parameter, a data buffer parameter, and a control signal parameter. A processor component may use this READ function to access data in a memory component. The WRITE function may have the same parameters, thereby allowing a processor component to use the WRITE function to store data in a memory component.
A second set of debugging type functions may be provided for debugging access to the simulation environment. These functions may allow debugging programs to access a processor model's memory space without interfering with the simulated bus transfers. An advantage of this type of debugging access is to provide zero latency, non arbitrated access to the memory space. Furthermore, these functions may provide information about the address space to the debugging programs.
The registration functions may have two parameters that specify an address range. A bus master component may use this address range information in a registration function to select the components to which a transaction is directed. Advantageously, this selection may significantly narrow the field of recipient components and significantly reduce the overhead of bus transactions because only those components whose address range contains the address of the current transaction are sent the transaction.
Components 550 and 560 communicate with each other via transaction based interconnect 620. Transaction based interconnect 620 is preferably a subset of the high level general purpose programming language function calls that comprise the peer interface 540. In one embodiment, simulation of a simple read command using transaction based interconnect 620 may require one instruction in the simulation environment, namely a call to the READ function.
The execute and update processes of a cycle based simulation provide cycle accurate information to the simulation environment. In turn, cycle accurate information provides enough detail to a system engineer to accurately validate the performance of a design. Advantageously, the cycle accurate simulation environment additionally executes significantly faster than event driven simulation environments.
2. Clock Functions
Clock functions may comprise the portion of the peer interface 540 that is responsible for synchronizing the computations of the individual components in a simulation environment. In one embodiment, each component in a virtual prototype that is configured with the virtual system clock may employ one or more clock functions. Examples of clock functions may include functions that advance simulation time once certain computations have been performed. For example, an execute function, an update function, and an advance function may be used to advance the virtual system clock in a simulation.
A registration function may also exist in the peer interface 540 to allow a design engineer to select the appropriate clock functions that correspond to the desired level of timing accuracy. The alternative clock functions (and combinations of clock functions) may provide several increasing levels of timing accuracy. A minimal level of timing accuracy may be provided by the scheduled synchronization level, for example, while a more robust level of timing accuracy may be provided by a single phase synchronization level. A cycle accurate level of timing accuracy may be provided by a two phase synchronization level.
The scheduled synchronization level, which provides minimal timing accuracy, may be used for certain components that remain inactive for extended periods of time, such as timer modules. The single phase synchronization level, which provides a more robust level of timing accuracy, may be employed between components that are loosely coupled together. A typical loose configuration may be, for example, a multiprocessor system in which the processors communicate through interrupts and shared memory. The two phase synchronization level, which provides the highest level of accuracy, may be used between tightly coupled components that are required to sustain cycle accurate simulation, such as components that directly access each other's registers.
In two phase synchronization, the execute and update functions may be employed to maintain cycle accurate information in the simulation environment. In one embodiment, each component configured for two phase synchronization runs both the execute and update functions in each virtual system clock cycle. For example, the simulation scheduler may first call the execute function of each component, during which any combinatorial logic instructions are performed and new values are computed. However, the design engineer may not make any assumptions about the order in which the individual components are called within the execute cycle. To the contrary, in this embodiment, the design engineer may only rely on the fact that the execute cycle is completed before the update cycle is called.
Once the execute function is complete, the simulation scheduler may call the update function of each component, during which any variables with new values are updated. This two phase synchronization model ensures that each component completes its tasks and updates its variables during each virtual system clock cycle, thereby allowing each component to provide accurate information during each clock cycle.
In one embodiment of the two phase synchronization mode, combinatorial logic instructions are not performed during the execute cycle, but are only performed during the update cycle. This scheduling of transactions advantageously allows a design engineer to ignore the order of the computations inside the component. Alternative methods may be used to structure the computations inside a component model to achieve cycle accurate behavior that is independent of the activation order of the component instances. Two examples of such alternative methods include a double buffering technique and a deferred transactions technique.
The double buffering technique maintains cycle accurate behavior by making a temporary copy of a state variable that is used in computations. The temporary state variable may allow the real state variable to be updated by the transactions performed by the component in the combinatorial logic block 800. For example, in the execute phase, a component may copy the value of the real state variable 810 into the value of the temporary state variable 820. Subsequently, in the update phase, the component may compute any new values for the real state variable based on the results of the combinatorial logic instructions the component runs during the update phase.
For example, in any computation or child function performed by the component in combinatorial logic block 800, the real state variable 810 may appear only on the left hand side of an assignment operator while the temporary state variable 820 may appear only on the right hand side of an assignment variable. This arrangement may ensure that any new values computed in combinatorial logic block 800 are stored in the real state variable 810. Additionally, this arrangement may ensure that the value of the temporary state variable 820 is not modified during the update phase. Advantageously, this may allow a state variable to remain constant during each clock cycle while also being updated. Additionally, this double buffering method enjoys the benefit that the system model remains internally hazard free, although extra memory and execution time are required for the data transfer.
For example, a component employing the deferred transaction technique may execute the instructions in combinatorial logic block 800 and compute the next value of its state variable during the execute phase. Any transactions external to the component or child functions to be performed by the component are deferred to the update cycle. Advantageously, only one copy of the state variable 900 is required, thus decreasing the overall memory requirements for the simulation.
A disadvantage of this method may be that the order of the computations inside the execute phase become significant in retaining cycle accurate information. For example, a temporary variable may be introduced to facilitate the cross assignment of values between variables. However, although a potential internal component hazard with this method may exist, the deferred transaction method may perform faster and require less memory.
In an alternative embodiment, a virtual prototype may incorporate several discrete clocks with different clock frequencies. Synchronous clock trees may be constructed with the help of clock divider components that have several clock functions. These clock functions allow the clock divider component to synchronize with the master virtual system clock. Certain clock functions may allow the clock divider component to send output to or receive input from other clock related functions. For example, a clock divider component may act as a buffer between the master virtual system clock and a second discrete clock system. A clock divider component may also use several clock functions to drive one or more discrete clock systems.
Frequency division may be used to achieve an even ratio for the virtual master system clock and the discrete clock system. For example, every nth update and execute call may be passed by the clock divider component through to the discrete clock system. Fractional ratios may be implemented using a higher speed virtual system clock. A virtual prototype with discrete clock systems running at 300 Mhz and 400 Mhz, for example, could employ a master virtual system clock running at 1200 MHz. In this embodiment, the two discrete clock systems may be generated with 1:4 and 1:3 clock divider components. For closely spaced clock frequencies or asynchronous clocks, discrete clock systems may be approximated by dropping cycles from the higher speed virtual master system clock. For example, a 100 Mhz clock could be derived from a 101 MHz clock by skipping every 101st call.
3. Signal Functions
Signal functions may handle all inter-component communications that do not conveniently fall into the access or clock category. A signal function may be described as a function that simply conveys a value down one or more physical wires. Complex data structures may also be transferred using signal functions. Examples of signal functions include interrupt functions and functions that enable the virtual system clock in a component.
One unique characteristic of signal functions is a propagating updating scheme. When a signal change is detected, each component that is affected by the change may be notified by a call to a signal function. The signal function may also perform other calculations and downstream transactions may be triggered. In this fashion, the original signal change may be propagated through several levels of combinatorial logic blocks. This propagation mechanism helps to enable a cycle accurate two phase synchronization scheme by guaranteeing that the system will converge into a steady state each cycle after the update and execute phases are complete.
IV. Unified Simulation
As briefly described above with reference to
For example, communication between the processor model 550 and the memory model 560 may take place through transaction based interconnect 620. Transaction based interconnect 620 may contain a plurality of functions that comprise a subset of the peer interface 540. Processor model 550 and memory model 560 may use these functions to perform simulation tasks such as reading from memory and writing to memory.
Additionally, application software 990 may be loaded into memory model 560. In one embodiment, processor model 550 performs the instructions contained in the application software 990 during execution of the system design in HDL simulator 520. For example, the application software may be an RTOS that contains instructions for communicating with a peripheral device. Such instructions are well known in the art as device drivers. During the simulation, processor model 550 may request these instructions from memory model 560. Memory model 560, which has the application software loaded into its memory, may provide the instructions to requesting processor model 550. Subsequently, processor model 550 performs the instructions and communicates with the peripheral device during the simulation.
An advantage of the unified simulation in HDL simulator 520 is the flexibility gained by creating certain components of the system design in a high level general purpose programming language, such as C or C++. A particular advantage of using a high level general purpose programming language is the ability to use a transaction based interconnect 620 for communication between components. In one embodiment, the transaction based interconnect 620 may be comprised of a set of function calls, for example written in C or C++.
Use of the transaction based interconnect 620 may significantly reduce the total number of transactions in a simulation and thereby similarly reduce the total time necessary for a simulation to complete. Furthermore, the transaction based interconnect 620 may allow the HDL simulator 520 to maintain cycle accurate behavior, which generates sufficiently detailed information to validate the performance of a system design, while significantly increasing the simulation speed.
In one embodiment, a unified simulation integrates the hardware and software components of a system design into a single HDL simulation environment. For example, in a unified simulation, the system design may include a high level general purpose programming language model of the core processor and memory components. Additionally, the unified simulation may include HDL components. During simulation, the HDL simulator 520 may load the application software 990 into the memory model 560 so that the software components can be contemporaneously simulated with the hardware components of the system model.
In an alternative embodiment, the HDL simulation environment may run as a single process on the computer executing the simulation. This may allow a design engineer to run a debugger program during a simulation to check on the status of memory registers and other useful state information. For example, a design engineer may initialize a debugger program and notify the debugger program of the HDL simulator 520 process. This may then allow the debugger program to access the memory being used by the components in the unified simulation. In turn, this allows the design engineer to access critical debugging information about the system design being simulated.
Another advantage of a unified simulation is that the HDL simulator 520 may simulate multiple instantiations of a component model, each running contemporaneously with the others.
In one embodiment, a system design may have multiple instantiations of a component model, for example in
Additionally, the processor models 550 may communicate through pin based interconnect 530 with other components of the system design, for example DSP model 910 and DSP model 920. DSP model 910 may be created in a high level general purpose programming language while DSP model 920 may be created in a hardware description language, for example VHDL. Communication through pin based interconnect 530 may be facilitated by translator 510.
For example, translator 510 may read the changes in signals on the pins of pin based interconnect 510 and translate those changes into high level general purpose programming language function calls for processor models 550. Conversely, translator 510 may receive information from processor models 550 high level general purpose programming language function calls and translate that information into signals on the pins of pin based interconnect 510.
Advantageously, all communication between the components of a system design (whether the component is a high level general purpose programming language model or a hardware description language model) may be facilitated by HDL simulator 520. Furthermore, application software 990 may be loaded into memory model 560. During simulation, the instructions of application software 990 may be executed by processor models 550, thus simulation the software components of the system design.
An additional advantage of a unified simulation is the ability of a high level general purpose programming language component model to contain sub-components and efficiently communicate with those sub-components. Although a component's communication to the HDL simulation environment may take place through the translator 510, internal communication between peer level sub-components and between parent sub-components and child sub-components down to the atomic level may take place through peer interface 540. Peer interface 540 may advantageously be comprised of a set of high level general purpose programming language function calls.
The peer interface 540 may advantageously be comprised of high level general purpose programming language function calls that increase the speed of communication between components. For example, the communications within SPU 930 may all take place through the function calls of peer interface 540. Thus, the added overhead of translator 510 is avoided. Additionally, the detail saturated pin based communications are similarly avoided in favor of the more efficient high level general purpose programming language function calls of the peer interface 540.
While the particular method for simulating hardware and software components of a digital system design in a unified simulation environment herein shown and described in detail is fully capable of attaining the above described objects of this invention, it is to be understood that the description and drawings represent the presently preferred embodiment of the invention and are, as such, a representative of the subject matter which is broadly contemplated by the present invention. It is further understood that the scope of the present invention fully encompasses other embodiments that may become obvious to those skilled in the art, and that the scope of the present invention is accordingly limited by nothing other than the appended claims.
|Cited Patent
|Filing date
|Publication date
|Dec 29, 1994
|Mar 25, 1997
|Sun Microsystems, Inc.
|System and method for verifying processor performance
|Oct 25, 1994
|Oct 14, 1997
|Mitsubishi Electric Information Technology Center America, Inc.
|Hardware-software debugger using simulation speed enhancing techniques including skipping unnecessary bus cycles, avoiding instruction fetch simulation, eliminating the need for explicit clock pulse generation and caching results of instruction decoding
|Apr 11, 1995
|May 26, 1998
|Yokogawa Electric Corporation
|Verification support system
|Oct 23, 1996
|Feb 9, 1999
|Interuniversitair Micro-Elektronica Centrum(Imec Vzw)
|Design environment and a design method for hardware/software co-design
|Oct 10, 1997
|Nov 23, 1999
|Yokogawa Electric Corporation
|Verification support system
|May 14, 1998
|Apr 18, 2000
|Software Development Systems, Inc.
|System and method for simulation of integrated hardware and software components
|Oct 29, 1999
|May 8, 2001
|Vast Systems Technology Corporation
|Hardware and software co-simulation including executing an analyzed user program
|Jun 3, 1998
|Jul 24, 2001
|Mentor Graphics Corporation
|Method and apparatus for providing a graphical user interface for simulating designs with analog and mixed signals
|Dec 22, 1999
|Sep 23, 2003
|Lsi Logic Corporation
|Cycle modeling in cycle accurate software simulators of hardware modules for software/software cross-simulation and hardware/software co-simulation
|Title not available
|Title not available
|Arnold S. Berger, "Applying Hardware/Software Co-Design to Systems-on-a-Chip", IEEE 1998. pp. 22-28.
|Guerra L., Fitzner J., Talukdar D., Schlager C., Tabbara B., Zivojnovic V., "Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification" ACM 1999, pp. 964-969.
|Hopes T. "Hardware/software co-verification, an IP vendors Viewpoint" Computer Design: VLSI in Computers and Processors, 1998. ICCD 98' Proceedings, Oct. 7, 1998, pp. 1-5.
|Rajesh K. Gupta, Claudionor Nunes Coelho, Jr. Giovanni De Michell, "Synthesis and Simulation of Digital Systems Containing Interacting Hardware and Software Components", ACM/IEEE, 1992, pp. 225-230.
|Smith C., Frank G., Cuadrado J. "An Architechure Design and Assessment System for Software/Hardware Codesign" IEEE 1985, pp. 417-424.
|Citing Patent
|Filing date
|Publication date
|Mar 14, 2003
|Mar 20, 2007
|Xilinx, Inc.
|Simulation of integrated circuitry within a high-level modeling system using hardware description language circuit descriptions
|May 21, 2004
|Sep 4, 2007
|Sharp Kabushiki Kaisha
|High level synthesis device, method for generating a model for verifying hardware, method for verifying hardware, control program, and readable recording medium
|Aug 6, 2003
|Dec 25, 2007
|California Institute Of Technology
|Method and apparatus for computer simulation of flight test beds
|Feb 4, 2003
|Mar 18, 2008
|Sun Microsystems, Inc.
|Compiling and linking modules of a cycle-based logic design
|Jun 17, 2001
|Jul 15, 2008
|Brian Bailey
|Coherent state among multiple simulation models in an EDA simulation environment
|Mar 12, 2003
|Oct 21, 2008
|Broadcom Corporation
|Method and system for deterministic control of an emulation
|Mar 12, 2003
|Dec 30, 2008
|Broadcom Corporation
|Method and system for deterministic control of an emulation
|Mar 12, 2003
|Dec 30, 2008
|Broadcom Corporation
|Method and system for deterministic control of an emulation
|Mar 30, 2005
|Jan 13, 2009
|International Business Machines Corporation
|Systems, methods, and media for simulation of integrated hardware and software designs
|Mar 24, 2006
|Oct 20, 2009
|Xilinx, Inc.
|Framework for cycle accurate simulation
|May 26, 2005
|Aug 17, 2010
|The Regents Of The University Of California
|Method for the fast exploration of bus-based communication architectures at the cycle-count-accurate-at-transaction-boundaries (CCATB) abstraction
|Feb 8, 2008
|Mar 15, 2011
|International Business Machines Corporation
|Method, system and computer program product for failure analysis implementing automated comparison of multiple reference models
|Jun 4, 2008
|May 10, 2011
|Bull S.A.
|Method for functional verification of an integrated circuit model for constituting a verification platform, equipment emulator and verification platform
|Oct 30, 2007
|Aug 2, 2011
|Sharp Kabushiki Kaisha
|Hardware verification programming description generation apparatus, high-level synthesis apparatus, hardware verification programming description generation method, hardware verification program generation method, control program and computer-readable recording medium
|May 7, 2008
|Oct 25, 2011
|Mentor Graphics Corporation
|Coherent state among multiple simulation models in an EDA simulation environment
|Nov 18, 2005
|Nov 13, 2012
|The Mathworks, Inc.
|System and method for performing structural templatization
|Aug 21, 2007
|Nov 13, 2012
|The Mathworks, Inc.
|System and method for performing structural templatization
|Nov 17, 2005
|Mar 12, 2013
|The Government Of The United States Of America, As Represented By The Secretary Of The Navy
|Software modeling system and method
|Feb 16, 2011
|Mar 25, 2014
|Qlogic, Corporation
|Simulation system and method thereof
|Dec 14, 2004
|Sep 30, 2014
|The Mathworks, Inc.
|Signal definitions or descriptions in graphical modeling environments
|Apr 30, 2008
|Oct 21, 2014
|Netapp, Inc.
|Modeling storage environments
|Sep 29, 2011
|Nov 11, 2014
|Mentor Graphics Corporation
|Coherent state among multiple simulation models in an EDA simulation environment
|Mar 30, 2012
|Jan 5, 2016
|International Business Machines Corporation
|Generating clock signals for a cycle accurate, cycle reproducible FPGA based hardware accelerator
|Mar 30, 2012
|Mar 15, 2016
|International Business Machines Corporation
|Cycle accurate and cycle reproducible memory for an FPGA based hardware accelerator
|Oct 22, 2015
|Mar 7, 2017
|International Business Machines Corporation
|Verification environments utilizing hardware description languages
|Oct 14, 2014
|Mar 21, 2017
|Cypress Semiconductor Corporation
|System-on-chip verification
|Sep 5, 2012
|Apr 18, 2017
|Altera Corporation
|Parameterizable method for simulating PLL behavior
|Mar 12, 2003
|Dec 4, 2003
|Broadcom Corporation
|Method and system for deterministic control of an emulation
|Mar 12, 2003
|Dec 4, 2003
|Broadcom Corporation
|Method and system for deterministic control of an emulation
|Aug 6, 2003
|May 27, 2004
|Mohammad Shahabuddin
|Method and apparatus for computer simulation of flight test beds
|Feb 4, 2003
|Aug 5, 2004
|Ball Michael S.
|System & method of linking separately compiled simulations
|May 23, 2003
|Nov 25, 2004
|Beckmann Carl J.
|Using multiple simulation environments
|May 21, 2004
|Jan 13, 2005
|Takahiro Morishita
|High level synthesis device, method for generating a model for verifying hardware, method for verifying hardware, control program, and readable recording medium
|Mar 8, 2004
|Jun 30, 2005
|Institute For Information Industry
|Multitasking system level platform for HW/SW co-verification
|Sep 23, 2005
|Feb 2, 2006
|Microsoft Corporation
|Providing information to computer users
|Aug 18, 2004
|Feb 23, 2006
|Shah Gaurav R
|Circuit design simulation
|Dec 14, 2004
|Jun 15, 2006
|The Mathworks, Inc.
|Signal definitions or descriptions in graphical modeling environments
|Nov 15, 2005
|Jun 15, 2006
|Sharp Kabushiki Kaisha
|Programming language model generating apparatus for hardware verification, programming language model generating method for hardware verification, computer system, hardware simulation method, control program and computer-readable storage medium
|Mar 30, 2005
|Oct 5, 2006
|Ban Oliver K
|Systems, methods, and media for simulation of integrated hardware and software designs
|May 26, 2005
|Dec 14, 2006
|Sudeep Pasricha
|Method for the fast exploration of bus-based communication architectures at the cycle-count-accurate-at-transaction -boundaries (CCATB) abstraction
|Jan 23, 2006
|Feb 15, 2007
|Fujitsu Limited
|System simulation method
|Nov 17, 2005
|Jul 19, 2007
|The Government Of The United States As Represented By The Secretary Of The Navy
|Software modeling system and method
|Oct 18, 2006
|Sep 27, 2007
|Holger Horbach
|Method to Process Instruction Requests for a Digital Hardware Simulator and Instruction Request Broker
|Oct 30, 2007
|May 8, 2008
|Sharp Kabushiki Kaisha
|Hardware verification programming description generation apparatus, high-level synthesis apparatus, hardware verification programming description generation method, hardware verification program generation method, control program and computer-readable recording medium
|May 7, 2008
|Sep 4, 2008
|Brian Bailey
|Coherent state among multiple simulation models in an eda simulation environment
|Jun 4, 2008
|Oct 30, 2008
|Anne Kaszynski
|Method for Functional Verification of an Integrated Circuit Model for constituting a Verification Platform, Equipment Emulator and Verification Platform
|Apr 29, 2008
|Nov 20, 2008
|Kabushiki Kaisha Toshiba
|Bridge program, bridge method, and simulator
|Aug 20, 2007
|Feb 26, 2009
|Russell Klein
|Simulating execution of software programs in electronic circuit designs
|Feb 8, 2008
|Aug 13, 2009
|International Business Machines Corporation
|Method, system and computer program product for failure analysis implementing automated comparison of multiple reference models
|Apr 18, 2008
|Oct 22, 2009
|Microsoft Corporation
|Dynamically varying simulation precision
|Apr 30, 2008
|Nov 5, 2009
|Sai Rama Susarla
|Modeling storage environments
|Mar 30, 2012
|Oct 3, 2013
|International Business Machines Corporation
|Cycle accurate and cycle reproducible memory for an fpga based hardware accelerator
|Oct 14, 2014
|Apr 14, 2016
|Spansion Llc
|System-on-chip verification
|Aug 17, 2006
|Nov 12, 2008
|Software and hardware synergism communication method
|U.S. Classification
|703/15, 703/13, 703/22, 703/14, 703/21, 703/19
|International Classification
|Cooperative Classification
|European Classification
|Oct 23, 2000
Owner name: CONEXANT SYSTEMS, INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BORTFELD, ULRICH;REEL/FRAME:011181/0218
Effective date: 20001009
|Sep 26, 2003
Owner name: MINDSPEED TECHNOLOGIES, INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CONEXANT SYSTEMS, INC.;REEL/FRAME:014568/0275
Effective date: 20030627
|Oct 8, 2003
Owner name: CONEXANT SYSTEMS, INC., CALIFORNIA
Free format text: SECURITY AGREEMENT;ASSIGNOR:MINDSPEED TECHNOLOGIES, INC.;REEL/FRAME:014546/0305
Effective date: 20030930
|Jan 27, 2006
Owner name: ARM LIMITED, UNITED KINGDOM
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MINDSPEED TECHNOLOGIES, INC.;REEL/FRAME:017492/0213
Effective date: 20051004
|Jun 22, 2009
|Fee payment
Year of fee payment: 4
|Jul 3, 2013
|Fee payment
Year of fee payment: 8


text:
Down Syndrome
It is commonly known that the older a woman is at the time she conceives a child, the higher her risk is of giving birth to a child with Down syndrome. But did you know that 80 percent of children with Down syndrome are actually born to women under 35 years of age?
Down syndrome is a genetic condition that occurs in one out of every 691 births. It is the most commonly occurring chromosomal condition and is found in people of all races and economic levels. More than 400,000 people in the United States have Down syndrome, and about 6,000 babies with Down syndrome are born each year.
More and more Americans will interact with individuals with this genetic condition, which is increasing the need for widespread public education and acceptance.
There are no known behavioral or environmental factors that cause Down syndrome.
Instead, it occurs when an individual has three, rather than two copies of the 21st chromosome.
Typically, each human cell contains 23 pairs of different chromosomes. Each chromosome carries genes, which are needed for proper development and maintenance of the body. At conception, an individual inherits 23 chromosomes from the mother and 23 chromosomes from the father.
Sometimes, however, a person inherits an extra chromosome from one of the parents. In Down syndrome, an individual most often inherits two copies of chromosome 21 from the mother and one chromosome 21 from the father for a total of three chromosomes 21. Because Down syndrome is caused by the inheritance of three chromosomes 21, the disorder is also known as Trisomy 21. About 95% of individuals with Down syndrome inherit an entire extra chromosome 21.
In rarer instances, individuals with Down syndrome do not inherit an entire extra chromosome 21, but just some extra chromosome 21 genes, which are attached to another chromosome (usually chromosome 14). This is called a translocation and occurs in about 3% to 4% of individuals with Down syndrome.
In still rarer cases, or in about 2% to 4% of people with Down syndrome, additional genes from chromosome 21 are inherited, but not in every cell of the body. This is known as mosaic Down syndrome. For example, individuals may have inherited extra genes from chromosome 21 in the muscle cells, but not in any other type of cell.
Because the percentage of cells with extra genes from chromosome 21 varies in people with mosaic Down syndrome, they often do not have all the usual physical characteristics and may not be as severely intellectually impaired as people with full Trisomy 21.
While infants born with Down syndrome may be of average size, they typically grow slowly and remain shorter than other children of the same age.
Most often setting those children with Down syndrome apart from their peers are their distinct facial appearances. While not all children with Down syndrome have the same features, some of the common ones include:
- Flattened facial features
- Protruding tongue
- Small head
- Upward slanting eyes, unusual for the child's ethnic group
- Unusually shaped ears
Children with Down syndrome may also have:
- Poor muscle tone
- Broad, short hands with a single crease in the palm
- Relatively short fingers
- Excessive flexibility
Down syndrome is the leading cause of cognitive impairment. It is associated with mild to moderate learning disabilities and developmental delays. The symptoms of Down syndrome range from mild to severe.
Click here to read about "Eli's Choice."

subset: commoncrawl


text:
Greetings, 8th grade families! Thanks to those folks who have already signed up for the upcoming teacher luncheon! Your grade level will be hosting the event THIS WEDNESDAY, 2/15. In honor of the upcoming Valentine's Day holiday, your grade will be hosting an Italian buffet on WEDNESDAY, 2/15. Show how much you love and appreciate your TL Teachers and Staff by clicking on the following link to participate:
Should you decide to contribute by selecting one of the monetary donations, payment options are:
- Via paypal – paypal.me/HazelStabinsky
- Check or cash payment can be dropped off in my mailbox or mailed to 725 Dartmouth Avenue, San Carlos, CA 94070 [Yes, across the street from TL]. Please label with your/child's name.
Your participation is completely voluntary for this event. Should you decide to contribute in any way, we thank you for your support!
Many thanks!
Hazel Stabinsky, PTA Teacher Luncheon Coordinator


text:
Wednesday, May 7, 2014 |
For most young students in the Western world, the works of William Shakespeare are staples of English class curriculums. The Bard is certainly considered one of the greatest and most influential storytellers of all-time, but bestselling British author G.P. Taylor has sparked a fresh debate about whether it's time to retire Macbeth and Hamlet from classrooms in favour of modern material.
"Young people tell me that it is a real pain for them and I think it puts them off," the author of Shadowmancer said to the Daily Mail. "Not just Shakespeare, but it puts them off books in general. The language and the context is just not relevant to them and often they study it without the performance, so it's just dry."
Taylor argues that public schools should replace the Bard with works like Sue Townsend's Adrian Mole series -- contemporary books that he believes will be more effective in inspiring students and fostering a love of language and narrative.
"The key is to get them to read about things which are relevant to their lives," he added.
What's your take? Do you believe Taylor has a strong point, or are the works of Shakespeare too important to leave out of English classes? Leave your comment below and take our online survey.
We are trying to re-imagine Shakespeare for younger generations. Check out their project "Shakespeare High," a collection of stories that take a different Shakespearean character and situates him or her in the present day, recasting him or her in contemporary YA fiction--from a reluctant Petruchio ("Pete") on a blind double date to a depressed Ophelia chatting with a telemarketer.


text:
I had a pretty difficult labor. Here is my birth story. I ended up getting an epidural but it did not work so they gave me a second epidural and that did not work either. About an hour later both epidurals started to work and I became numb from the neck down. I started to feel extremely dizzy, lightheaded and like I could not breathe. My husband rushed out and got the nurse and doctors. I was put on oxygen. They checked my blood pressure and heart rate. My blood pressure which is usually around 128 dropped into the low 50s and my heart rate also dropped dangerously low. They had to give me 4 epi shots to stabilize me. It was really scary i felt like I was going to die. I was trying not to freak out while this was happening because my 3 year old son was in the room when it happened. Thankfully he was so in to his cartoons he never realized what was happening. After that my very good friend took the train all the way up to Seoul to watch my son for us. She is an amazing friend! They had stopped the epidural and the gradually gave me a little more but it didn't end up working and I was too afraid to have too much again so I ended up delivering with out it. Around 5:30pm I felt like I had to push and told the nurse she checked me and I was ready to give birth...except I couldn't. There was only one doctor and another woman was getting ready to push her baby out so i had to wait until she done. What a long half hour that was! I had to squeeze my legs shut together so I wouldn't give in to the urge to push. The doctor finally came in and she was amazing! At 6:37pm I gave birth to a beautiful 8lb 13oz and 21.5 inches baby girl.
Lily Anne
two weeks old here
Meeting her big brother!
Dada and his babies!
my precious girl


text:
Blood clot and back pain
Hi I suffered through back pain and blood clot parallely and doctor gave me homin tab 10s I guess it's for resolving vitamin b12 deficiency.. And escigress 10 mg which I not getting what it used for.. Can anyone help me to get its uses in my case..?
Answers (1)
Like the answers? Chat privately for 24 hours with the doctor of your choice
Dr. J.Mariano Anto Bruno Mascarenhas
Neurosurgeon 17 yrs exp Chennai
Free 3 day follow up
99 %Chat Now
₹700 for 24 hrs
Hi Can you please specify where was the blood clot
Flag this answer
Let others know if this answer was helpful
Was this answer helpful?


text:
To try the thousands of add-ons available here, download Mozilla Firefox, a fast, free way to surf the Web!Close
Welcome to Firefox Add-ons.
Choose from thousands of extra features and styles to make Firefox your own.Close
About me
|User since
|June 11, 2007
|Number of add-ons developed
|0 add-ons
|Average rating of developer's add-ons
|Not yet rated
My Reviews
IE Tab
Neat plugin, but... Rated 2 out of 5 stars
...whenever you need an "@", Firefox catches the ALT + 2 (on Danish keyboards) and sends you to tab number two.. pretty annoying. The plugin needs better handling of special chars.This review is for a previous version of the add-on (18.104.22.16870528).
To create your own collections, you must have a Mozilla Add-ons account.


text:
Erin S. has not voted in the 2016 Boston A-List.
By far the best pizza! Go during lunch to get the same size for a lower price.
Vote: Pizza - Upscale
You can beat the atmosphere here. Be careful to ask about refund policies with plants!
Vote: Farmers' Market
Walk along the Harbor Walk for a bit afterwards.
Vote: Kid's Day Trip
Erin S. has not cast any votes in the 2016 Boston A-List.


text:
Dismiss Notice
Missed the live Ask the Expert event?
Catch up on the conversation with Ken Hutcheson, President of U.S. Lawns in the Franchising forum plus sign up to receive a FREE eBook on how to grow your landscape business.
Fluid Film Seen on a German Tv Show
Discussion in 'Eureka Fluid Film' started by JoyofFluidFilm, Apr 21, 2010.


text:
Moody's Collectible Vintage Postcards
Rhode Island
United States Postcards ~ Foreign Postcards ~ Topic Postcards ~ Collectible Trade Cards - Welcome to Moody's Postcards, your source for vintage, collectible postcards! My name is Richard Moody and I started the company in 1986 and we have been accumulating "old" (otherwise known as "vintage collectible") postcards for 25 years. We specialize in United States view postcards but we also have thousands of antique foreign views, topic postcards and trade cards and are constantly adding postcards to all categories on this website.
Vermont Antique Center
Shelburne, VT
Where the decorators stop first - Though customers will find a broad selection of merchandise, We specialize in primitive country antique furniture, including antique primitive cupboards, custom handcrafted farm tables from 100 year old wood, antiques collectibles, china, glassware, folk art, decoys, vintage costume jewelry, architectural salvage, decorative art , old Stanley tools, glassware, vintage linens, vintage clothing and unique one of kind items you'll only find here. Conveniently located on Route 7 off Interstate 89 near Burlington, we are the largest antique multi-dealer group shop in Northern Vermont.
Antiques & Collectibles Mall of New England
Greenville, NH
The Antiques & Collectibles Mall attribute its success to our great prices, wide selection, aggressive advertising, friendly people, and excellent service. People have fun shopping with us, and they tell their friends and family. We've had people tell us "I had such a great time here last week that I had to bring my sister/mother/friends back." We've grown to over 100 dealers and consigners, and people travel from all over New England and beyond to visit our shop now.
We carry everything now, from teacups and linen to complete dining room and bedroom sets. Our inventory includes a large selection of tables, chairs of all kinds, desks, commodes, china cabinets, bureaus, country cupboards, coat racks, servers, china, pottery, signs, glass, gold, silver and costume jewelry, watches, vintage clothing and accessories and linen, art, tools, kitchen items, sports photos and cards, coins, toys and postcards. We have cameras, dolls, compacts, lighters, mirrors, beaded purses, dollhouses and dollhouse furniture, lamps, military collectables, tools, banks, musical instruments and sheet music, garden accessories, books and bookends, clocks, silver, chandeliers, bottles, and much, much more.
Centervale Farm Antiques
Scarborough, ME
Centervale Farm Antiques offers an extensive display of fine antiques, and collectibles. We feature substantial quantities of fine furniture, paintings, prints and antique frames. We also have glass, china, silver, pewter, stoneware, advertising tins, pottery, sports memorabilia, ship models, jewelry, clocks, and much more.
Centervale Farm Antiques is the one-stop antiquing destination you have been looking for.
One of a Kind Antiques
Deep River, CT
We have over 8,000 volumes of research material on hand. If you send us a clear 35mm photo of your object, $45.00 and a self-addressed stamped envelope, we will send you an appraisal of its value with all relevant background information we uncover. Click Here for more information on our antique appraisal services.
Conn. One of a Kind: CT Antique Shop dealers in: Tiffany American English Continental Antiques Federal Queen Anne Chippendale Empire decorative objects Biedermeier Country Victorian Art Nouveau Arts and Crafts Mission Modern furniture Margolis Folk Art door stops tramp art diamonds Cartier Estate jewelry Vintage Georg Jensen jewelry sterling silver coin silver and gold.
Windsong Antiques
Harwich Port, MA
Steeped in tradition and almost an antique in its own right, Windsong Antiques has been in continuous operation by the Baylis family for more than 50 years welcoming dealers, advanced collectors, novices and browsers.
Conveniently located on Route 28 in Harwich Port, Windsong Antiques offers a wide range of true antiques including country furniture, early American and English blown glass, pattern glass, art glass, and cut glass; 18th and 19th century English ceramics including Staffordshire; 19th & 20th century American pottery; sterling and coin silver, art and prints; postcards and ephemera; estate jewelry and more.
Its what an antiques shop used to be.
© Copyright
Go New England [gonewengland.com]
Woodstock, VT 05091


text:
Our 3rd time ... always great. Started with the free wine tasting at the vineyard. We always stay in the Derby. Very spacious. Bottle of wine in the room. Met all the other guests at 5:30 wine social. While we have had the excellent dinner...More
Iris Inn
738 reviews
#1 of 6 B&Bs / Inns in Waynesboro


text:
After our tuffling day we got on and worked to make long purses inspired by Hilary Bowers purses and a couple of the group manages to finish their bags here are the results.
these are images of my bag it took me weeks to finish in fact i only finished on saturday. it is made from felted wool, silk fragments, beads and sequins. I did a lot of machine embroidery but also tried doing a bit of hand stitching this is why it took ages, i'm rubbish at hand stitching!
Marion really whizzed along and had hers finished well before the end of class. She has done a lot of textured machine embroidery.
Rachels bag is really bright and colourful, these pics don't really show how twinkly it is.
Rosemary was still working on hers when we broke up.


text:
Threaded Shock Collar O-Ring (4) by Team Associated
Team Associated
$1.99 Flat Rate Shipping!
|Low Price:
This item is eligible for $1.99 flat rate shipping Learn More
Store Availability Learn More
Frederick, MD
Unavailable In StoreCheck More Stores
This product was added to our catalog on July 10, 2008.This is a pack of four replacement Team Associated Threaded Shock Collar O-Rings. These rings go over the open shock body, where the shock cap threads to. These o-rings work as gaskets and seal the fluid inside, as well as prevent air from entering.


text:
- Features
- News
- Arts
- Life
- Community
- Nightlife
- Scene
- Featured Partners
- Gift Shop
One-third of young Americans — and one fifth of all adults — wouldn't describe themselves as "completely heterosexual." That's the findings of a new survey...
Two Corpus Christi men face hate crimes charges for 2012 attack
Out candidates for Salt Lake City mayor, Council and Midvale City Council advance to general election
Ken Paxton and another state official accused of refusing to recognize gay man's surviving spouse on death certificate
Attack prompts Israel lawmaker to come out as "it is no longer possible to remain silent"
Openly gay former Navy SEAL says fellow contractors targeted him while stationed in Afghanistan
ISIS executes blindfolded victims by stoning them to death after their fall
Hedonist, genius, father, addict, sodomite, legend: Rufus Wainwright has been called a lot of things.
White gays have a responsibility to combat the racism still inherent in society
Snopes investigation raises numerous questions about Julie Baker's $43,000 fundraiser
On June 26, the Supreme Court affirmed marriage equality for millions of gay Americans, ushering in a new age of LGBT rights
Billy Sanchez proposed to Jason Morse in front of a rainbow-colored White House
"This ruling is a victory for America."
British activist claims Jesus had no attraction to women, not even morning wood


text:
The week of the wedding, I went over to their house to pick up some of the decor. I am a firm supporter of "out of sight, out of mind" when it comes to my brides. I love to take whatever I can before their wedding day so they aren't just sitting there staring at it and hoping that it will all work. We ended up chatting for a bit, laughing, and putting together her "last week to-do list" on Vince's white board in his office.
Six days later was the wedding day and in Dairing Events fashion, got their earlier than anticipated, per Grooms request, in order to "over see" delivery of rental items. Bright-eyed and bushy tailed I welcomed the lot of black chivari chairs with open arms at 9:00am!
The wedding day was just fantastic and just as Courtney had envisioned...not to mention the fact I had to snap at her - I caught her moving centerpieces around right before she was to walk down the aisle!!
A couple days after she and Vince returned from their honeymoon, I received a notification from Weddingwire that I had a new review. It was from Courtney and I just had to share. She captured everything about what makes me love my brides and the true passion that is behind Dairing Events:
"I met with Adair, about 6 months before the wedding. I told her from the start that i was a bit of a control freak but she assured me she would handle the details and all she wanted from me on the morning of my wedding was for me to be in bed drinking mimosas and watching the nanny. (those were her exact words) my mom and i both loved her immediately. She's so charming, and funny, you can't help but love her. A few days before the wedding i had a mini melt down but she assured me she would handle everything accordingly and be there every step of the way to make sure things were running smoothly. She most definitely endured a long and hectic day of setting up and having to deal with a few crazy family members and some glitches here and there but she didn't miss a beat. From making sure i had a cocktail in hand before i walked down the aisle, and helping me video tape through out the entire day she went above and beyond to help make our day was easy and as care free as possible. Everyone at the wedding loved how sassy she was and she kept everyone on point all night. She's a great girl and she's great at what she does and any bride would be lucky to have her on their team!"
As you will see, it was all worth it! Check out these shots by Ivey Pictures - Krissy and Chad Weeks! Thanks you two and all the other fabulous vendors:
Venue: Crosswater Hall at Nocatee
Photography: Ivey Pictures
Cake: Sweet Weddings
Makeup: Jill Stonier
Florist: Bold Blooms
Bouquet: Anne Pecora
Coordinator: Dairing Events
Caterer: Culinary Outfitters
DJ: McGee Entertainment
Lighting: Mark Grandin
Invitations: Wedding Paper Divas
Handkerchiefs: Elegant Monograms
Hair: Sabrina Hiers
Vince was one of the most thoughtful grooms. One of the emails I received from him said my main responsibility on the wedding day was to "just keep Courtney sane". His gift to Courtney was an iPad with documentation, pictures and video, of the moment he bought the ring, planned the proposal, and other sweet videos telling her how much he loved her!
The whole day, I joked with Courtney and Vince about how unattractive they were...Seriously...
I love uplighting && photographers do, too! Check out the cool effects and how just a few uplights can change the night life of your reception!