text:
|111 m²
|Holzhaus / Blockhütte
|7 Nächte
Flucht aus der Hektik zu unserem privaten Kabine auf einem kristallklaren See zum Schwimmen, Bootfahren, Kajak und Fischen. Sieben Hektar großen Grundstück wird von Hunderten von Hektar Wald zum Wandern und Radfahren umgeben. Der Zugang von der Hauptstraße ist eingezäunt 1/3 Meile Auffahrt. Schönes Stein Dock auf See bei Schwimmbereich.
Im ersten Stock hat Schlafzimmer mit Doppelbett, Waschraum, Bad mit Dusche, voll ausgestattete Küche und Wohnbereich mit einem großen abgeschirmten Veranda. Wrap-around-Deck verfügt über Gas-Grill und schönem Seeblick. Im Obergeschoss verfügt über zwei Schlafzimmer mit Einzelbetten und Dachboden mit Einzelbett.
Genießen Sie dabei eine Menge nichts oder nutzen Sie die Nähe zu den Städten; Providence (30 Minuten), Newport (1 Std.) Boston (1. 5 Stunden), CT Küste (1 Stunde) oder dem Cape (1. 5 Stunden).
Stichwort: Abgeschieden Saison Kabine auf unberührten See Verfügbar von Juni bis September. Ideal für Familien.
Schwimmen, angeln, wandern und entspannen.
We thoroughly enjoyed our stay on Killingly Pond. It was quiet, peaceful, and well equipped. We enjoyed swimming, fishing, kayaking and just hanging out. The cottage had everything we could have possibly needed. It was clean and had lovely furniture. The screen porch overlooking the pond was a favorite spot in the mornings and evenings. We definitely are looking forward to going back next year. We can't wait.
We absolutely enjoyed our stay. The cabin was secluded in the woods but still less then 10 minutes from stores, restaurants and parks. The kitchen was stocked with everything we needed and then some. The lake was clean and everyone enjoyed it. Mike was very easy to work with and the property manager, Gene, was also wonderful.
Thank you for a great week. We look forward to another stay!
I have rented a house before but never has any house I rented felt so much like home. From the decor, to what was supplied (towels, dishes, pots) it was perfect. I truly did not need to bring a thing other than my own clothes and food. The location is very private and peaceful with great access to the lake. Kayaks were available which I used several times. The cabin is also located on a trail system which I also enjoyed. If you are looking for a quiet place with all the comforts of home, this is it.
Another great fishing trip in the books! Thanks again Mike and Susan for opening up your cabin to us. We had a great time and once again the cabin had everything one could need, right down to the giant stock pot for our clam boil. Love this place, so peaceful!
We booked this cabin as a base to spend time with family who live in the area. It is hard to describe the tranquillity, the peace and sheer beauty of the lake. To sit on the stone pier in rocking chairs and watch eagles flying overhead, gazing at a small branch drifting past and listening to the stillness, it was unforgettable. Hearing my aunts, uncle and cousins telling tales of learning to swim on the pond and of youthful adventures many years ago was a joy. It was magic gliding across the pond in the kayaks which are supplied by the owners. The cabin is extremely well kitted out, there is everything you could possibly need. The owners don't live nearby but we had a great welcome from their friend who lives next door...if you can call it that...maybe half a mile through the woods. Altogether a very special place.
Early September was a beautiful time to visit. Killingly Pond is an incredibly tranquil and peaceful place. It's hard to believe it is so close to all of the conveniences.
The cabin itself was immaculate and stocked with everything anyone could ever need. That made it a very restful vacation; all of the comforts of home without any of the pressures.
The waterfront and land around the cabin is unspoiled and natural. A sacred place. We enjoyed outdoor fires and walks on the nearby trails. We kayaked, swam, and sat on the stone pier for hours, just soaking it all in.
A great spot for those who value serenity and desire a true escape from the hustle bustle world.
|Minimum Preis
|Zusätzliche Nächte
|pro Nacht am Wochenende
|pro Woche
|pro Monat
Anreisetag: Samstag
7 Nächte Mindestaufenthalt
1.675 €
für 7 Nächte
1.675 €
|Erstattbare Kaution
|229,47 €
|91,79 €
Reservations are not confirmed until initial payment is received.


text:
Adults-only seclusion and luxury in Cuba's pristine Varadero
Go for a week of sheer indulgement and relaxation at a romantic retreat at melia las antillas - ideal for loved-up couples.
Anthony, Senior Travel Consultant
Never miss a holiday deal again!
Get offers straight to your inbox, specially tailored to your specific holiday needs.
More great deals in this collectionSee all collections
The perfect beach holiday for couples and families
Located on the south cost of Barbados with breathtaking ocean views
- Just 25 minutes to the capital Bridgetown and 10 minutes from the airport
- The Butterfly Beach Hotel is set beside Oistin's Bay with access to two white sand beaches
- Benefit from the self catering service or the fabulous restaurant offering international and Caribbean cuisine
Discover the beauty of Antigua's Dickenson Bay
Have a memorable stay to forever treasure in your heart as you discover Antigua's raw and vibrant beauty from a stunning all inclusive property.
- Romantic a la carte dining at Warri Pier with spectacular views of the sea
- Never waste a minute of your holiday and benefit from all the included activities - scuba diving, golf, horse riding, tennis and more
- The perfect location on Dickenson bay and just 20 minutes from the airport
Live it up and Experience Cancun in unlimited luxury that knows no bounds at Dreams Sands Cancun Resort and Spa
Enjoy sweeping ocean views from your room, indulge in unlimited inclusions and soak up the best of Cancun at an unforgettable resort
- Set on a pristine stretch of private white sand fringing the Caribbean Sea, in the popular hotel district of the city
- Every luxury is included in the package - top-shelf spirits, gourmet meals, snacks and a great programme of day and night activities, including various water-sports
- Chic guest rooms feature plush furnishings and ultra modern bathrooms, as well as fantastic amenities
Feel the magic of St Lucia in sun-drenched Morgan Bay
Be seduced by golden sunsets, fine dining and the crystal-clear water of the Caribbean Sea at the recently renovated St James Club, Morgan's Bay.
- 4 restaurants and 4 bars to suit every taste on your All Inclusive stay!
- A selection of complimentary activities available, Non-motorised water sports including: windsurfing, hobbie cat sailing, snorkelling and kayaks
- Children stay and eat FREE when sharing with 2 adults!

subset: commoncrawl


text:
Griffin Output Splitter DJ Cable
Currently unavailable
We're currently waiting for price information on this item. Add your email address below to be kept up-to-date about Griffin Output Splitter DJ Cable.
Want to know when this item is available?
Griffin Output Splitter DJ Cable Product Description
Griffin's DJ Cable lets you hear what's currently playing whilst scheduling your next track at the same time. The built-in split output function allows you to schedule music independently, without affecting the speaker's mix.
Made specifically for the DJ App by Algoriddim, you can create DJ mixes from the comfort of your smartphone or tablet. With the splitter mode enabled, DJs can play music from the master output whilst managing and controlling their mix from the second output. This allows you to connect the splitter to a set of speakers whilst independently listening to songs through a separate pair of headphones.
Griffin has integrated gold connectors to the cable to improve conductivity and enable a better signal. The braided lead provides durability whilst the built-in AUX connection allows compatibility with any smartphone or tablet.
Get the App:
Download via Google Play: https://play.google.com/store/apps/details?id=com.algoriddim.djay
Download via the App Store: https://itunes.apple.com/us/app/djay-2/id669196929?mt=8
- Wired to enable Split Output mode
- Hear both the speaker mix and the song you're cueing
- Connectors for speaker system, headphones, and your Smartphone's audio jack
- Gold connectors for increased conductivity and signal
- Braided exterior for durability
Reviews of Griffin Output Splitter DJ Cable
Unfortunately, We don't currently have any reviews for this product.
Why not be the first to write about Griffin Output Splitter DJ Cable?
Add Review
You need to be logged in to leave a comment.
Please log-in or if you have not yet got an account with us, you can register here.
Why buy from 365games.co.uk?
Trusted Retailer
We've been trading online for 13 years.
Insured Delivery
All orders are insured and delivered to your address with the best of care.
Direct Payment
We're working with the best and most secure payment gateways.
Get Rewards!
Get rewarded with Player Points! Saving you even more money!


text:
Dominant pitching sends UW-Stevens Point to Division III World Series
Whitewater - With a berth in the NCAA Division III World Series within reach, UW-Stevens Point coach Pat Bloom hoped to get five solid innings from his starting pitcher and then hand the ball over to his stellar bullpen.
Max Frederick, a junior right-hander from New London who entered Saturday with a sub-.500 record and an ERA approaching 6.00, came close to giving the Pointers' relief staff the day off.
Frederick pitched shutout ball for 7 2/3 innings and reliever Tyler Flood recorded the final four outs as the second-seeded Pointers won the Midwest Regional with a 1-0 victory over fourth-seeded Case Western.
"I can say my best game was to help us go to the World Series," said Frederick, who evened his record at 3-3 and lowered his ERA to 4.63 from 5.59. "I'll take that."
The Pointers (39-9), who set a program record for victories in a season, advance to the World Series for the first time since 2010. They play Manchester (Ind.) at 4:30 p.m. Friday at Fox Cities Stadium in Grand Chute.
Manchester (39-5-1) advanced Saturday with an 8-5 victory over Marietta, which had won the last two national titles.
"There was just never any doubt in our guys' eyes from the beginning of the week," Manchester coach Rick Espeset told reporters after the victory in Terre Haute, Ind.
By contrast, Bloom had no idea who would get the start until Saturday.
The choices were Frederick or Brad Stroik (5-0, 5.22 ERA).
"The deciding factor was talking with Max and hearing his approach, that he wasn't going to be too amped or too nervous," Bloom said. "He gave me the look of confidence that I was hoping to see."
Frederick left with runners on first and third in the top of the eighth, courtesy of a one-out single and a fielding error by third baseman Riley Spetz.
Flood came on to face Case Western's No. 9 hitter, rightfielder Jordan Dague. Flood ended the threat by retiring Dague, a .242 hitter entering the day, on a soft liner to first.
Flood, whose best pitch is a cutter, pitched a 1-2-3 ninth.
In three appearances in the regional, Flood allowed no runs, one hit, struck out three and walked one in 5 1/3 innings.
"I knew when Ty came in that he would shut the door like he has the whole year," said Frederick, who allowed five hits, struck out three and walked none.
The Pointers, who had averaged seven runs in their first three games in the regional, were held to six hits by Case Western starter John Fortunato.
Fortunato faltered in the seventh but the lone run proved to be decisive.
Rightfielder Jimmy Coady, named the outstanding player of the regional, led off with a single and moved to second on a sacrifice bunt by leftfielder Casey Barnes. Spetz followed with a single to center to drive in Coady.
"He was crafty," Spetz said of Fortunato, who entered the game with a 5-1 record and a 2.73 ERA. "He had a little movement on everything. He mixed speeds well and he was around the zone.
"He had two strikes on me so I was just trying to go back up the middle."


text:
Forgot your password?
Don't have an account? Get Started
Already have an account? Log in here
Only show results serving Virginia? Ok
Related terms for "carbon sequestration forecasting ":
carbon sequestration companies
Woodrising Consulting Inc. are a Canadian environmental consulting company that specializes in the preparation of corporate environmental communications including sales and marketing, Greenhouse Gas Emission Management, Action Plan submission for CSA Climate Change GHG Registeries, Clean Development Mechanism (CDM), Joint Implementation (AIJ) and Domestic Offset project ...
based in Belfountain, ONTARIO (CANADA).
Since 1983, D.R. systems inc has provided proven solutions for forestry and other natural resource managers. Together we can achieve improved sustainable solutions that meet your multi-resource challenges.
based in Nanaimo, British, BRITISH COLUMBIA (CANADA).
Ocean Power Technologies (OPT) is a leading renewable energy company specializing in cost-effective, advanced, and environmentally sound offshore wave power technology. The electrical power generated by OPT`s technology is key to meeting the energy needs of utilities, independent power producers and the public sector.
based in Pennington, NEW JERSEY (USA).
Since 1995, ERA Environmental Consulting, Inc. has been providing Environmental, Health & Safety software solutions to businesses ranging from small enterprises to Fortune 500 corporations. You can find ERA`s software being implemented across virtually every industrial sector in North America. ERA`s mission is to offer reliable, user friendly, affordable tools to help ...
based in Montreal, QUEBEC (CANADA).
CH2M HILL offers a full range of environmental engineering, consulting, and construction services including site remediation, contaminated sediment services, ecosystems management, waste management, and munitions response programs. Applying innovative, creative, and value-based approaches is integral to every project we work on—CH2M HILL saves you money and time by ...
based in Englewood, COLORADO (USA).
We are a market research company with more engineers and scientists than MBA`s, a publishing company which doesn`t accept advertising, a consulting company which doesn`t provide conventional services. But in one sentence: we are a knowledge bridge between supplier and end user. Each of our specialists concentrates on a niche and then uses this knowledge to assist ...
based in Nothfield, ILLINOIS (USA).
GE is Imagination at work. From jet engines to power generation, financial services to water processing, and medical imaging to media content, GE people worldwide are dedicated to turning imaginative ideas into leading products and services that help solve some of the world`s thoughest problems.
based in Fairfield, CONNECTICUT (USA).
The Energy Institute (EI) is the leading chartered professional membership body for the global energy industry, supporting over 23,000 individuals working in or studying energy and 250 energy companies worldwide. The EI provides learning and networking opportunities to support professional development, professional recognition and technical and scientific knowledge ...
based in London, UNITED KINGDOM.
Since 1992, Envicontrol is specialized in measuring equipment for gases, air and dust (sampling, analysis, calibration and generating of gases), as well as in acquisition and management systems for monitoring and warning networks. The company has the exclusive dealership for about fifteen manufacturers and presents its services in the Benelux, France, as well as in Africa ...
based in Gosselies, BELGIUM.
Need help finding the right suppliers? Try XPRT Sourcing. Let the XPRTs do the work for you
Join our growing community of environmental professionals who are currently subscribed to weekly newsletters, product alerts, job alerts, and our monthly event updates and article newsletters. Stay up-to-date with the global environmental industry. Sign up for one or all of our free newsletters and alerts today.
Past issues
The personal data that you provide is subject to our Privacy Policy.
Thank you for subscribing to our eBulletins
You can modify your subscriptions at any time by logging in to your Environmental XPRT account.
Minimum 250 characters
Already have an account? Login here


text:
You deployed Symantec Web Gateway (SWG) appliance in INLINE mode in a single leg proxy deployment. You seek best practices for configuring SWG for best performance and effectiveness.
Here are the required configuration and cable connection in order for inline SWG to work properly with single leg proxy server. 1. Create a policy to ignore all traffic from proxy server 2. Create a policy to not NTLM auth proxy server 3. Add proxy server to SWG server list 4. Connect SWG LAN port to proxy server, WAN port to Ethernet switch
Terms of use for this information are found in Legal Notices.
Terms of use for this information are found in Legal Notices.
Login to Subscribe
Please login to set up your subscription.
Get support for your product, with downloads, knowledge base articles, documentation, and more.
Maximize your product competency and validate technical knowledge to gain the most benefit from your IT investments.
Submit a suspected infected file to Symantec.
Report a suspected erroneous detection (false positive).
Set default language
Do you wish to save this as your future site?


text:
We will help you find a private tutor in Clynderwen and anywhere in the UK. Private tuition is an excellent way to improve confidence as well as improving grades and doesn't have to be dull! Please use our service to search for Clynderwen tutors and select the one who best meets your needs.
First Tutors is the best place to find the most suitable Clynderwen tutors for your needs, enabling you to find a home Clynderwen tutor for any subject, for example, GCSE English, A-Level Maths or even university Chemistry. We also help with language tuition, so if you want to learn French, take a Russian course or prepare yourself for Italian life, we can help - and all in Clynderwen! We order Clynderwen teachers in your area according to their tuition charges and proximity to you.
If you are a Clynderwen teacher wishing to offer your home tuition services in Clynderwen or anywhere else across the UK, please register with First Tutors or find out more about what we do here. Home tuition is a fantastic way to re-affirm your knowledge while helping someone else, all in the Clynderwen area!


text:
We want you to enjoy your visit to our website. That's why we use cookies to enhance your experience. By staying on our website you agree to our use of cookies.
Colchester 13°c
Have you got a local story, picture or video you would like to send to us? Send it to us now for a chance to get published.
To apply for any vacancy with Newsquest Essex you will need to save and complete the Application Form below and email it with a copy of
your CV to the recruiting manager detailed in the job advertisement.
This document is in a Word format.
or alternatively you may post to the recruiting manager at the relevant office address detailed below:
Chester Hall Lane - Basildon,
Clarence House - Southend,
Orsett Road - Grays
Brunel Court - Colchester,
Jackson Road - Clacton
High Street - Braintree
Thank you for your interest in Newsquest Essex
This site is part of Newsquest's audited local newspaper network | A Gannett Company
Newsquest (London & Essex) Ltd, Loudwater Mill, Station Road, High Wycombe, Buckinghamshire. HP10 9TY|3102787|Registered in England & Wales
This website and associated newspapers adhere to the Independent Press Standards Organisation's Editors' Code of Practice. If you have a complaint about the editorial content which relates to inaccuracy or intrusion, then please contact the editor here. If you are dissatisfied with the response provided you can contact IPSO here


text:
Professor Michael Parker
Contact information
|+44 (0)1865 287885
|+44 (0)1865 287884
My connections
- St Cross College College
- Malaria Genomic Epidemiology Network (MalariaGEN) Ethics Lead
- Global Health Bioethics Network Co-ordinator
- Genomics England Chair of Ethics Advisory Committee
Michael Parker
B.Ed (Hons), MA, PhD
Director of the Ethox Centre and Wellcome Centre for Ethics, Innovation, Globalisation and Medicine
- Professor of Bioethics
- Director, Ethox Centre
Michael Parker is Professor of Bioethics and Director of the Ethox Centre at the University of Oxford. His main research interest is in the ethics of collaborative global health research. Together with partners at the Wellcome Trust Major Overseas Programmes (MOPs) in Viet Nam, Malawi, Thailand-Laos, Kenya, and South Africa he co-ordinates the Global Health Bioethics Network, which is a programme to encourage and promote ethical reflection, carry out ethics research, and build ethics capacity across the MOPs. Michael also leads the ethics programme of the Malaria Genomic Epidemiology Network (MalariaGEN), which carries out genomic research into severe malaria in childhood at 24 sites in 21 countries.
Michael's other main research interest is in the ethical aspects of the clinical use of genetics. Since 2001, with Anneke Lucassen, Tara Clancy, and Angus Clarke he has co-ordinated the Genethics Club, a national ethics forum for health professionals and genetics laboratory staff in the United Kingdom to discuss the ethical issues arising in their day-to-day practice and to share good practice. This work has been published as Ethical Problems and Genetics Practice (Cambridge University Press, 2012).


text:
Veteran Bollywood actor Pran will be conferred with prestigious Dadasaheb Phalke award. Pran essayed negative roles in several movies. He had also played character actor roles in many movies. In Telugu, Pran appeared in Chiranjeevi's Kodama Simham.
Movies, News, Photos, Gossip, Videos - Jollyhoo.com > Cinema > Bollywood > B_News > Dadasaheb Phalke Award to Pran / Fri, Apr 12 2013
Comments are closed.


text:
Best I have used!
Verified Purchase
Best I have used!
I have ordered several times. No after taste. Will only use these in future.
Pure and Complete
Posted by Reviewer1096212 on Dec 26, 2009 | Verified Purchase
These Omegas were recommended to myself and my family through our Osteopath. We LOVE them for their purity and no after taste!
great product
Posted by Reviewer1126328 on Nov 23, 2009 | Verified Purchase
this is an excellent product, even has vitamin D now!
Review of Nordic Naturals Complete Omega 3 6 9 D
Posted by Reviewer2336152 on Aug 19, 2009 | Verified Purchase
This is a very good source of omega 3 6 9 D supplement for everyone. I recommend this to anyone!
Size of soft get is good, no aftertaste
Posted by Reviewer2545341 on May 20, 2010 | Verified Purchase
I've only started taking it so do not have any thing to report yet as far as benefits to. It's easy to take, and has absolutely no aftertaste. I researched the reputation of the manufacturer and the consensus seems to be that they are very good at what they do, since this is their specialty.
Great combo
Posted by Reviewer1420537 on Feb 15, 2011 | Verified Purchase
I have taken this great pleasant form of omegas over 6 years and was thrilled to have vitamin D added. Nordic Naturals is a reputable company.
Nordic 3-6-9
Posted by Reviewer1746889 on Dec 15, 2010 | Verified Purchase
This product leaves no aftertaste. Excellent price.
Great product!
Posted by Reviewer1940354 on May 06, 2011 | Verified Purchase
I really like the idea of getting all of these omegas in 2 per day capsules. The Nordic Naturals name is a good product in all forms.
Fine Product
Posted by Reviewer2665942 on Jul 10, 2011 | Verified Purchase
Complete Omega Complex plus D with little or no after taste. One of the best fish oil products.
Nordic Naturals, Complete Omega 3-6-9
Posted by Reviewer2279254 on Aug 23, 2011 | Verified Purchase
Great source and is working very well for us.
Very Happy
Posted by Reviewer2955607 on Sep 06, 2011 | Verified Purchase
I am extremely happy with the product I ordered. As well I am very happy with iHerb.com for their quick shipping. I received my order much quicker than I thought it would be.


text:
Please note that membership prices will increase on 01 July 2017
What does it cost?
Your study centre will be able to provide you with the cost of tuition.
Other costs (payable to CIM):
Annual registration fee - £50.00
Assessment fees - £280.00 per module
Figures based on successful completion at first attempt; this price does not include the fee for any resits required.


text: Driverless 135w Dimmable Led High Bay Luminaires - Shenzhen Gobright Lighting Co.,ltd Toggle navigation TRADE DEALS Products Companies Product Company Search LOGIN E-mail Password Remember me Join Free JOIN FREE HomeGifts & Crafts Knitting & Crocheting Driverless 135w Dimmable Led High Bay Luminaires PRICE: contract price Product Description Product Name:Driverless 135W Dimmable LED High Bay LuminairesProduct Description of the Driverless 135W Dimmable LED High Bay Luminaires:With the technology of driverless(using ic driver to instead of the regular driver), Gobright gives a driverless HV LED High Bay Light with better quality and longer life time. On the other hand, Using high quality Osram 3030 LEDs makes the high bay lighting more bright.LED Highbay Lighting is the ideal solution where ceiling height is over 25 feet. Designed and engineered for high mounted applications such as industrial and manufacturing facilities replacing your existing HPS (High Pressure Sodium) or MH (Metal Halide) fixtures with these energy efficient alternatives will not only save in energy costs but will eliminate significant operating and maintenance costsSpec of the Driverless 135W Dimmable LED High Bay Luminaires:Model NumberHVHB-135WPower Factor>0.98Power Consumption135±3WWorking Temperature-20 ℃ ~ 40℃LED SourceOsramStorage Temperature-30 ℃ ~ 60℃Input VoltageAC90-130V/AC190-260VWorking Frequency50/60 HzColor Temperature2700-6500KWorking Humidity30%-85 Other products Driverless 9w gu10 dimmable hv spot light Price: contract price 6w ac cob driverless led downlight Price: contract price Driverless 7w ac led down light Price: contract price Driverless 9w ac cob adjustable led downlight Price: contract price Company Info Shenzhen Gobright Lighting Co.,ltd Contact Person: li ma Phone: 86-0755-32909198 Contact now × Contact form Your name: Your E-mail: Your Phone: Subject: Enter a message: Close


text:
|Publication number
|Publication type
|Application number
|Publication date
|Aug 7, 2012
|Filing date
|Mar 4, 2010
|Priority date
|Mar 25, 1998
|Fee status
|Also published as
|Publication number
|Bulent I. Dervisoglu, Laurence H. Cooke, Vacit Arat
|Original Assignee
|Intellectual Ventures I Llc
|Export Citation
|BiBTeX, EndNote, RefMan
|Patent Citations (66), Non-Patent Citations (56), Referenced by (2), Classifications (16), Legal Events (5)
|External Links: USPTO, USPTO Assignment, Espacenet
This application is a continuation of co-pending U.S. patent application Ser. No. 11/424,610, filed Jun. 16, 2006, which is a continuation of U.S. patent application Ser. No. 11/261,762, filed Oct. 31, 2005 (which issued as U.S. Pat. No. 7,080,301), commonly-assigned, and incorporated by reference in its entirety. That application is a continuation of U.S. patent application Ser. No. 10/767,265, entitled, "On-Chip Service Processor," filed on Jan. 30, 2004 (which issued as U.S. Pat. No. 6,964,001), commonly-assigned, and incorporated by reference herein in its entirety. That application is a continuation of U.S. patent application Ser. No. 09/275,726, entitled, "On-Chip Service Processor," filed on Mar. 24, 1999 (which issued as U.S. Pat. No. 6,687,865), commonly-assigned, and also incorporated by reference herein in its entirety. That application, in turn, is entitled to the priority of U.S. Provisional Patent Application No. 60/079,316, filed on Mar. 25, 1998.
The present invention is related to the testing and debugging of electronic systems, and, in particular, to on-chip circuits for the test and diagnosis of problems in an integrated circuit.
Heretofore, logic analyzer probes have often been used in the testing and debugging of electronic systems. The logic analyzer probes were coupled to the external pins of components of a digital system in order to capture the sequence of signals after a predefined event (or time stamp) occurs. The captured signals can then be examined to verify correct system behavior or, alternatively, to identify the time and the nature of erroneous behavior in the system.
Furthermore, in the designs of large electronic systems, separate consoles, or service processors, have often been incorporated into the circuit boards of the system. These separate processors have a number of useful functions, including the control of scan strings in the system; the origination of diagnostic signal probes to run on the system, and so forth. The service processors also have diagnostic and scan debug features, including access to the internal registers and memory within the system. The service processors have also been used to bring-up the main system during its power up phase. All of these functions have been useful to system designers for the design, test and debugging of electronic systems.
On the other hand, more and more digital systems, or parts of digital systems, are being integrated in a single component. The resulting complexity and lack of observability of an integrated circuit poses serious problems for the test, debug and bring-up stages of the integrated circuit (IC). For example, observation at the IC component pins of the behavior of an IC system is increasingly difficult. The IC component pins may be very far (in terms of logic hierarchy) from the actual points of interest. The extremely high frequency of digital IC operations and the frequency filtering effects of the large capacitance of the external logic analyzer probes, often prevents a logic analyzer from capturing signals reliably and precisely. There is always an uncertainty regarding the accuracy of signals captured by an external logic analyzer compared to the actual signals values within the IC.
To address the problems of the testing of integrated circuits, special features are being included in many IC designs. For example, one standard technique is "scan" whereby, certain internal flip-flops, which are connected to various selected points of the IC, are also connected to form a serial shift register when the IC is configured in a test mode. Straightforward serial shift (i.e., scan) operations are utilized to load the flip-flops with desired values, or to read out their present values reflective of the logic states of the selective IC points. Such ICs require special features to reset the flip-flops (i.e., bring the IC to a known starting state). However, the size of integrated circuits has grown to the point where it has become inefficient and expensive to test and debug ICs using solely conventional scan techniques.
Furthermore, variations of the serial scan technique include the use of so-called "shadow registers." IC internal signal states are captured in a duplicate copy, i.e., the shadow register, of certain internal registers. The shadow registers are interconnected by a dedicated internal scan chain. A predetermined event can trigger a snapshot of the internal state values in the shadow registers and the dedicated scan chain shifts the captured signal state without affecting the system operation of the IC. However, this approach has several deficiencies. First, only a single snapshot can be captured and shifted out with each trigger event. This greatly hampers debugging the IC since there is not much visibility of the system activity around a point of interest identified by the trigger event. Secondly, the snapshots can be taken only of those signals in registers which have a shadow register counterpart. Since a shadow register effectively doubles the circuitry for the register, this approach is very costly to implement on a large scale in the IC.
Another test and debug design for ICs is found in a standard, the IEEE 1149.1 Test Access Port and Boundary-Scan Architecture, which prescribes a test controller which responds to a set of predetermined instructions and an instruction register which holds the present instruction which the controller executes. Each instruction is first loaded into the instruction register from a source outside the IC and then that instruction is executed by the controller. While having some advantages of versatility and speed, the standard still binds test and debug procedures to the world external to the IC and thus, limits its performance.
The present invention recognizes that while the advances in IC technology have helped to create the problems of testing and debugging an IC, the advances also point the way toward solving these problems. In accordance with the present invention, special on-chip circuits are used to observe the internal workings of an IC. These circuits operate at internal IC clock rates so that the limitations of the frequency of signals at the IC input and output (I/O) boundary are avoided. Many more points in the IC system are accessed than is feasible with conventional external test and debug processors. Thus the present invention offers advantages which exceed the straight-forward savings in chip space due to miniaturization. Additionally, the present invention reduces the amount of test logic which might have been required elsewhere on the chip.
The present invention also permits the coupling of probes to internal IC points. The points may be selected from a larger number of internal points that may be observed with an external logic analyzer. Besides the greater observability of the internal operations of the IC, the present invention also improves the accuracy of the observations, as compared to an external logic analyzer.
To achieve these ends, the present invention provides for an integrated circuit logic blocks, a control unit, a memory associated with the control unit and a plurality of scan lines. The memory holds instructions for the control unit to perform test and debug operations of the logic blocks. The scan lines are responsive to the control unit for loading test signals for the logic blocks and retrieving test signal results from the logic blocks. The test signals and the test signal results are stored in the memory so that the loading and retrieving operations are performed at one or more clock signal rates internal to the integrated circuit. The integrated circuit also has a plurality of probe lines which are responsive to the control unit for carrying system operation signals at predetermined probe points of the logic blocks. The system operation signals are also stored in the memory so that the system operation signals are retrieved at one or more clock signal rates internal to the integrated circuit.
The present invention also provides for an integrated circuit which has an interface for coupling to an external diagnostic processor, unit responsive to instructions from the external diagnostics processor, a plurality of probe lines coupled to the unit, and a memory coupled to the unit and to the interface. In response to the unit, the probe lines carry sequential of sets of system operation signals at predetermined probe points of the integrated circuit and the system operation signals are stored in the memory at one or more clock signal rates internal to the integrated circuit. The system operation signals are retrieved from the memory through the interface to the external diagnostic processor at one or more clock signal rates external to the integrated circuit. This allows the external diagnostics processor to process the captured system operation signals.
The present invention further provides for a method of operating an integrated circuit which has logic blocks, a control unit, a memory and a plurality of scan lines of the logic blocks. The memory is loaded with test signals and instructions for the control unit and the scan lines responsive to the control unit are loaded with the test signals for the logic blocks at one or more clock signal rates internal to the integrated circuit. The logic blocks are then operated at one or more clock signal rates internal to the integrated circuit and the resulting test signal results are retrieved from the logic blocks along the scan lines at one or more clock signal rates internal to the integrated circuit. The test signal results are stored in the memory at one or more clock signal rates internal to the integrated circuit; and the stored test results signals are processed in the control unit responsive to the stored instructions in the memory to perform test and debug operations of the logic blocks.
General Organization of the Present Invention
In accordance with the present invention, a Service Processor Unit (SPU) is incorporated within an integrated circuit. Besides addressing the problems of testing and debugging the IC, the availability of a programmable unit, such as the SPU, which may load or unload the state variables into and from the user-definable logic in an IC, greatly simplifies the problem of resetting the IC and observing its current state. The SPU is implemented in the form of a basic stored-program control unit, such as a microprocessor, with a predefined instruction set, a number of extended function units (EFUs), program, data, and scratch pad memories, plus an input/output circuit for loading and unloading the SPU memories with data/programs from the outside world. This allows the SPU to be programmed to execute a control program which interacts with the various extended functional units to control various test and debug related activities on the IC.
Each EFU is designed to control a specific test or debug feature and the EFU provides the control unit a general, programmable access to that feature. For example, one EFU may be designed to control the execution of serial shift operations along some or all of the internal scan chains of the IC. The other EFUs may be enabled to interact with the scan chains, such as a predetermined algorithm to provide a Built-In Self-Test (BIST) for an embedded Random Access Memory (RAM) block. The existing scan chains load and unload the BIST patterns and results to/from the RAM block. The EFUs provide the control unit with a straight forward, programmable means for controlling the functions of the EFU such that knowledge of low level details of the scan or BIST functions become unnecessary.
With its program and data memories, the SPU acts autonomously once its program memory has been loaded with the desired instruction sequence. The SPU's program memory may be loaded with the desired program instructions through the SPU's interface to the external environment. Alternatively, the instructions may be stored in an on-chip Read Only Memory (ROM) that has been provided to work as the SPU's program memory.
In one embodiment of the present invention, an EFU carries out certain functions of a logic analyzer. A logic analyzer captures and stores signal state values in a digital system following the occurrence of a pre-defined event. The logic analyzer then analyzes the captured data and displays the results for perusal. With the present invention, the capture and storage functions are incorporated into the IC. The EFU which implements these functions captures and stores not a single snapshot but a sequence (i.e., history) of signal values using logic probes which are selectively coupled to desired points in the IC logic circuits. The logic analyzer EFU is configurable to select the location, number and sequential depth of signal channels from a predetermined set of choices. Thus, each logic analyzer channel may be selectively coupled to more than one predetermined capture point by programming the control unit and hence, the EFU. A solution is provided for capturing the history of signal values at the internal points of the IC without having to provide each one of these points with their shadow register counterpart. The captured data are stored in an on-chip Random Access Memory (RAM). Transportation of the captured data out of the IC is performed later for analysis by an external computer which can reformat and display as required for diagnostics. The present invention has the benefit of enhanced data accuracy with minimal cost overhead by separating the signal capture/storage function of a logic analyzer into the IC.
Two different types of logic probes may be used with the logic analyzer EFU. One type of logic probe, termed the digital probe, captures sequences of digital signals from internal points of the IC. Digital signal values flow from the internal capture point to a logic analyzer channel through the digital probe. In its simplest form each digital probe has at least two input ports, a selection means and an output port that is directly coupled to a logic analyzer channel. Digital probes may also be constructed from a series of internal storage elements (i.e., flip-flops or latches) to form a pipeline to move the data from the capture points towards the logic analyzer channels. In this case, the movement of the data along the digital probe flip-flops is synchronized with an on-chip clock signal. Since the clock frequency also defines the maximum capture rate, the particular clock signal is selected based on the maximum desired capture rate. The digital probes used for the logic analyzer EFU operate with the same electrical and timing characteristics of the native signals of the IC. The digital probes are implemented in the same technology, with the same functional logic circuitry, and under the same clock timing, as the rest of the IC. Signals are therefore captured and propagated along the digital probes in exactly the same way as they are operated upon by the functional circuitry of the IC. This assures much greater accuracy of signal states captured by the digital probes. In contrast, logic probes used with an external logic analyzer must use trigger events and signal values that are visible external to the IC. The captured signal values may differ significantly from the original (internal) values.
The logic analyzer EFU may use a second type of logic probe, termed an analog probe, which captures signal events representing the detection of signal integrity conditions, such as ground bounce. Desired signal observation points are coupled to analog detection circuits which produce digital signals when particular signal conditions are detected. The analog probe records these digital signal states in the logic analyzer EFU.
The benefits of the logic analyzer EFU are such that for certain ICs, only the EFU portion of the SPU is implemented on the IC. In this alternate embodiment of the present invention, the digital and analog probes are selectively enabled by a scan-chain which allows specific control signals to be loaded into these probe circuits. The scan chain also carries other control signals to be loaded into a trigger circuit which starts and stops the data capture operations. Once the desired data has been captured into an on-chip RAM, the data is transported outside the IC for subsequent analysis and display.
Implementations of the Present Invention
As a starting point,
A preferred embodiment of the present invention to test and debug the complex IC of
As shown in
Analog probe lines 201 are connected to the range check unit 220 which processes their values to detect out-of-range conditions which are then signaled to the interrupt handler 221. The interrupt handler 221 also receives signals from trigger event lines 204 directly or from test bus 104 by way of test bus connections 203 to the interrupt handler 221. The signals on the trigger event lines 204 or test connections 203 are used to capture signal state values when predetermined (i.e., triggering) events occur. The interrupt handler 221 passes the captured values to the analysis engine 215. The test bus 104 is further coupled to test wrappers 102, which are individually wrapped around a number of predetermined blocks 106 on the IC 100. Each test wrapper 102 accesses the input and output signals of a block 106. The test bus 104 is also connected to scan string lines 403, which are connected to internal elements of a block 106.
As shown in
A test bus connector 401 which handles a one bit connection between the test bus 104 and a test wrapper 102 is illustrated in
A test wrapper 102 is formed by serially connecting block I/O connector circuits 310. One such circuit 310, which couples an input or output signal of a block 106 to the test wrapper 102, is illustrated in
The elements of the connector circuit 310 include a scan flip-flop 301 and two multiplexers 308 and 309. The data-in terminal 302 and the scan-in terminal 304 form the inputs to the flip-flop 301. The output from the flip-flip 301 include the scan out terminal 306 and one input to the multiplexer 308 having an output which forms the data-out terminal 307. The second input to the multiplexer 308 is connected to the data-in terminal 302, which is also connected to one input to the multiplexer 309. The probe-in terminal 303 forms a second input to the multiplexer 309 whose output forms the probe-out terminal 305. The control input of the multiplexer 309 is the output of the scan flip-flop 301 (and is connected to one input of the multiplexer 308). The control input of the multiplexer 308 is a test control line 300 from the control unit 311 of the SPU 101. The control signal on the line 300 selects whether the functional signal at data-in terminal 302 or the signal held in the scan flip-flop 301 is passed onto the data-out terminal 307. When the control signal of the line 300 signal is not-asserted, i.e., normal mode, there is normal operational signal flow between the data-in terminal 302 and the data-out terminal 307. On the other hand, when the control signal on the line 300 is in asserted state, i.e., test mode, the current state of the scan flip-flop 301 is passed onto the data-out terminal 307; the data-in terminal 302 and the data-out terminal 307 are isolated from one another. The state stored in the scan flip-flop 301 is also controls whether the signal at the data-in terminal 302 or the probe-in terminal 303 is passed onto the probe-out terminal 305. In this manner, data from another probe point which is connected to the probe-in terminal 303 are selectively passed onto the probe-out terminal 305. The signal state in the scan flip-flop 301 value is controlled and observed using regular scan operations of the test wrapper 102 through the scan-in and scan-out terminals 304 and 306. Of course, if observation of an input or output signal of the block 106 by a probe string 402 is not required, the multiplexer 309 can be eliminated from the circuit 310.
A scan string 403 is formed by serially connecting block scan connector circuits 320. One such circuit 320, which couples an internal element of a block 106 to the scan string 403, is illustrated in
The block scan connector circuit 320 has a scan flip-flop 311 and a multiplexer 319. The data-in terminal 312 and the scan-in terminal 314 form the inputs to the scan flip-flop 311. The output from the flip-flip 311 include the scan out terminal 316 and the data-out terminal 317. The data-in terminal 302 is also connected to one input to the multiplexer 319. The probe-in terminal 313 forms a second input to the multiplexer 319 whose output forms the probe-out terminal 315. A special circuit is used for the scan flip-flop 311 (and the flip-flop 301 of
A probe string 402 is formed by serially connecting the probe-in terminal of a connector circuit 310 and 320 to the probe-out terminal of another connector circuit 310 and 320. The probe string 402 typically has a set of selectively connected probe points. However, only one probe point along each probe string 402 may be actively probed at any given time. Thus the IC designer selects the probe points which are to be connected along the same probe string 402 and determines the total number of probe strings 402 that are to be connected to the individual bits of the test bus 104. This structure allows the IC designer great flexibility to optimize the number of test bus 104 lines with respect to the number of simultaneously observable probe points in the IC.
The probes described above are digital probes. Two analog probes are illustrated in
Returning to the components of the SPU 101,
Another EFU of the SPU 101 is the analysis engine 215.
The analysis engine 215 also has trigger logic which controls the capture of data.
The trigger logic has a start address counter 820 and a stop counter 821, which are shown in
Also part of the trigger logic is a circuit which generates the triggering signals on the trigger signal line 824. As shown in
Another embodiment of the trigger logic is shown in
Program instructions and initial data values for executing programs to implement the functions of the SPU 101 are loaded from the diagnostics console 103 (see
Programs executed by the SPU 101 can also read data from the diagnostics console 103 via the SIO interface 210 or TAP interface 217, as shown in
Another embodiment of the invention is defined in which the SPU 101 does not include an embedded microprocessor 211. In this case, the analysis engine 215 and the BIST engine 212 can access the buffer memory 218 and system bus interface 214 directly, following instructions received from the external diagnostics console 103. In this case, the loading of the configuration information and transfer of data to and from the analysis engine 215 is controlled using hardwired control signals. In this embodiment, the analysis engine 215 is implemented in the form of an on-chip logic analyzer (OLA) which captures sequential snapshots of sets of signals. The selected signals form the digital probes 202. The selections are achieved by coupling the signals for digital probes 202 to the channels of the analysis engine 215 and turning-on enabling circuits, if provided, to allow the signals on the digital probes 202 value to be captured onto channels of the logic analyzer 215. As shown in
Subsequently, after the captured data has been transported to the external diagnostics console 103, software processes use the number of PSEs 1000 on each channel of the analysis engine 215 to align the data with respect to one another. The lengths (i.e. number of bits) of the serial shift registers on the individual channels of the analysis engine 215 are determined at design time so that signal delays due to physical distances among the PSEs 1000 are sufficiently short to allow data to be shifted between consecutive bits of the shift registers in a single clock cycle. If necessary, the number of stages of the shift registers may be increased to satisfy this condition. Each channel of the analysis engine 215 is coupled to a different data input port of the buffer memory 218. The collective data applied to the ports of the buffer memory 218 is written to an address in memory which is identified by a common address register 822 that advances under control of the periodic clock signal "Cf" on the line 1001.
The details of a multiplexed PSE are shown in
The scan clock signals, A_clk and B_clk respectively, and the Scan_mode signal configure the PSE 1000. For serial shift operations, the serial input (SI) on the line 1104 is captured into the latch 1105 when the A_clk signal is applied and the output of the latch 1105 is captured into the latch 1106 when the B_clk signal is applied. If the Scan_mode signal on the line 1103 is set to a logic 1, the B_clk signal on the line 1102 is also passed through a multiplexer 1109 and an AND gate 1112 to the latch 1107 by a clock signal line 1111. Thus, non-overlapping A_clk and B_clk signals on the clock signal lines 1101 and 1102 respectively clock serial shift operations in the PSE 1000. Signals scanned into the latch 1105 through line 1104 are also scanned into the latch 1107 (and the latch 1106) and the SO output terminal. This completes the programming of the PSE 1000 such that value that has been loaded into the latch 1107 controls input multiplexer 1108 which selects between two input ports 1109 and 1110. Once the PSE 1000 has been programmed, the Scan_mode signal on control line 1103 signal is set to and maintained at logic 0 until the PSE 1000 is programmed with a new value. When the Scan_mode signal is set to logic 0, the PSE 1000 performs its normal data capture function using the clock signal Cf on the line 1001. The Cf clock signals are passed by the multiplexer 1109 to the latch 1106 by a clock signal 1110. The latch 1106 captures the signals from the latch 1105 and the multiplexer 1108 at the Cf clock rate and passes the signals out to the Q output terminal. The multiplexed-PSEs shown in
Once enabled, the analysis engine 215 captures new values first into the flip-flops along the OLA channels and subsequently into the buffer memory 218 using trigger signals that have been pre-programmed and implemented as shown in
In one mode of operation of the IC 100 shown in
In a different mode of operation automatic test equipment (ATE) may access the IC 100 through its TAP interface 217 in order to initialize the SPU 101 so that internal scan strings 403 and test wrappers 102 are loaded with predetermined test values. The response of the blocks 106 is observed using the scan strings 403 and test wrappers 102. Furthermore, the ATE may be programmed to instruct the SPU 101 to execute BIST or other buffer memory 218 test functions and to check the results to determine pass or fail conditions.
In yet another mode of operation, it is possible to use an in-circuit test (ICT) or similar board-level test equipment to access the IC 100 through its TAP interface 217 in order to instruct the SPU 101 to turn-on its external memory test function. In this mode, patterns are generated by the SPU 101 and made to appear at specific I/O pins of the IC 100 which are coupled to external memory. For example, the IC 100 may generate the data and address values that are applied to the external memory. The data responses received are captured in order to determine if the external memory is functioning correctly.
While the description above provides a full and complete disclosure of the preferred embodiments of the present invention, various modifications, alternate constructions, and equivalents will be obvious to those with skill in the art. Thus, the scope of the present invention is limited solely by the metes and bounds of the appended claims.
|Cited Patent
|Filing date
|Publication date
|Oct 16, 1972
|Sep 25, 1973
|Method of level sensitive testing a functional logic system
|Oct 16, 1972
|Jan 1, 1974
|Level sensitive logic system
|Oct 16, 1972
|Jan 8, 1974
|Method of propagation delay testing a functional logic system
|Oct 9, 1980
|Nov 2, 1982
|Control Data Corporation
|Test system for LSI circuits resident on LSI chips
|Jan 25, 1983
|Jan 22, 1985
|Storage Technology Partners
|CMOS scannable latch
|Dec 5, 1983
|May 19, 1987
|Texas Instruments Incorporated
|Level sensitive latch stage
|Mar 10, 1986
|Jun 7, 1988
|Cross-Check Systems, Inc.
|Grid-based, "cross-check" test structure for testing integrated circuits
|Jun 18, 1987
|Mar 28, 1989
|International Business Machines Corporation
|Method of partitioning, testing and diagnosing a VLSI multichip package and associated structure
|Jul 13, 1988
|Nov 12, 1991
|Cross-Check Technology, Inc.
|Method for testing integrated circuits having a grid-based, "cross-check" te
|Aug 10, 1990
|Nov 26, 1991
|Hewlett-Packard Company
|Scannable register with delay test capability
|Jul 16, 1991
|Oct 13, 1992
|Xilinx, Inc.
|System for scan testing of logic circuit networks
|Aug 12, 1991
|Apr 13, 1993
|Cross-Check Technology, Inc.
|Interface between ic operational circuitry for coupling test signal from internal test matrix
|Jul 3, 1991
|Apr 13, 1993
|Hughes Aircraft Company
|Method of testing interconnections in digital systems by the use of bidirectional drivers
|Mar 8, 1991
|Apr 27, 1993
|Crosscheck Technology, Inc.
|Method and apparatus for locally deriving test signals from previous response signals
|Apr 15, 1992
|Oct 19, 1993
|National Semiconductor Corporation
|Ferroelectric capacitor test structure for chip die
|Jun 29, 1993
|Jul 12, 1994
|Texas Instruments Incorporated
|Emulation devices, systems and methods utilizing state machines
|Nov 8, 1991
|Nov 29, 1994
|Ncr Corporation
|Built-in self-test circuit
|Oct 22, 1993
|May 23, 1995
|Tektronix, Inc.
|Analog multi-channel probe system
|Sep 23, 1994
|Jun 6, 1995
|Ncr Corporation
|Intermodule test across system bus utilizing serial test bus
|Jun 20, 1994
|Jun 27, 1995
|Motorola, Inc.
|Error check code recomputation method time independent of message length
|Oct 21, 1994
|Dec 26, 1995
|Intel Corporation
|Microprocessor with an external command mode for diagnosis and debugging
|Aug 11, 1992
|Feb 27, 1996
|Crosscheck Technology, Inc.
|Method and apparatus for testing integrated circuits
|Feb 16, 1994
|Jun 11, 1996
|Tektronix, Inc.
|Oversampled logic analyzer
|Jul 28, 1994
|Dec 31, 1996
|U.S. Philips Corporation
|Microcontroller provided with hardware for supporting debugging as based on boundary scan standard-type extensions
|Jul 10, 1995
|Apr 1, 1997
|Motorola, Inc.
|Data Processor having a built-in internal self test controller for testing a plurality of memories internal to the data processor
|May 19, 1994
|May 13, 1997
|La Joie; Leslie T.
|Diagnostic system for run-time monitoring of computer operations
|Dec 29, 1994
|Jun 24, 1997
|International Business Machines Corporation
|Distributed trace data acquisition system
|May 15, 1996
|Mar 3, 1998
|Lucent Technologies Inc.
|Apparatus and method for real-time program monitoring via a serial interface
|Sep 3, 1996
|Apr 7, 1998
|Hewlett-Packard Co.
|Method and apparatus for correlating logic analyzer state capture data with associated application data structures
|Apr 17, 1995
|Jun 2, 1998
|Motorola Inc.
|Method and apparatus for scan testing with extended test vector storage in a multi-purpose memory system
|Nov 14, 1996
|Jun 23, 1998
|Hewlett-Packard Company
|Test systems for obtaining a sample-on-the-fly event trace for an integrated circuit with an integrated debug trigger apparatus and an external pulse pin
|Mar 21, 1997
|Sep 8, 1998
|Texas Instruments Incorporated
|Emulation devices, systems, and methods
|Dec 26, 1995
|Nov 17, 1998
|Lsi Logic Corporation
|Testing and exercising individual, unsingulated dies on a wafer
|Dec 6, 1995
|Dec 15, 1998
|Samsung Electronics Co., Ltd.
|Bus analyzer and method for testing internal data paths thereof
|Dec 2, 1994
|Dec 29, 1998
|Tektronix, Inc.
|Logic signal extraction
|Sep 15, 1997
|May 18, 1999
|Texas Instruments Incorporated
|Digital bus monitor integrated circuits
|Dec 3, 1997
|Aug 10, 1999
|Lsi Logic Corporation
|Semiconductor integrated circuit core probing for failure analysis
|May 20, 1997
|Aug 24, 1999
|Hewlett-Packard Company
|Reloading state analyzer
|May 30, 1997
|Aug 24, 1999
|Quickturn Design Systems, Inc.
|Distributed logic analyzer for use in a hardware logic emulation system
|Apr 15, 1997
|Aug 31, 1999
|Advanced Micro Devices, Inc.
|Microprocessor with built-in instruction tracing capability
|Mar 10, 1997
|Nov 23, 1999
|Mentor Graphics Corporation
|Arithmetic built-in self test of multiple scan-based integrated circuits
|Sep 10, 1996
|Dec 14, 1999
|Hewlett-Packard Company
|Circuitry for providing external access to signals that are internal to an integrated circuit chip package
|Dec 10, 1997
|Dec 14, 1999
|Kabushiki Kaisha Toshiba
|Test facilitating circuit of microprocessor
|Jun 27, 1994
|Mar 7, 2000
|Tandem Computers Incorporated
|Real time observation serial scan test architecture
|Dec 17, 1997
|Jul 25, 2000
|Advanced Micro Devices, Inc.
|Debug interface including a compact trace record storage
|Feb 8, 1999
|Aug 22, 2000
|Xilinx, Inc.
|On-chip logic analysis and method for using the same
|Oct 16, 1997
|Sep 26, 2000
|Adaptec, Inc.
|High speed boundary scan design
|Mar 9, 1999
|Oct 10, 2000
|Texas Instruments Incorporated
|Process of testing and a process of making circuits
|Oct 14, 1997
|Dec 26, 2000
|Advanced Micro Devices, Inc.
|Trace cache for a microprocessor-based device
|Oct 27, 1997
|Jan 30, 2001
|Altera Corporation
|Embedded logic analyzer for a programmable logic device
|Mar 4, 1998
|Feb 13, 2001
|Advanced Micro Devices, Inc.
|Debug interface including logic generating handshake signals between a processor, an input/output port, and a trace logic
|Nov 6, 1998
|Jun 12, 2001
|Altera Corporation
|Enhanced embedded logic analyzer
|Oct 30, 1998
|Nov 20, 2001
|Hewlett-Packard Company
|Flexible and programmable BIST engine for on-chip memory array testing and characterization
|Oct 30, 1998
|Apr 16, 2002
|Hewlett-Packard Company
|Method and system for flexible control of BIST registers based upon on-chip events
|Jun 21, 2001
|Oct 1, 2002
|Altera Corporation
|Enhanced embedded logic analyzer
|Apr 12, 2000
|Dec 24, 2002
|Advanced Micro Devices, Inc.
|Method and apparatus for debugging an integrated circuit
|Aug 29, 1997
|Feb 18, 2003
|Texas Instruments Incorporated
|Emulation devices, systems and methods utilizing state machines
|Jul 29, 1999
|May 13, 2003
|Intel Corporation
|Method and apparatus for testing an integrated circuit using an on-chip logic analyzer unit
|Mar 24, 1999
|Feb 3, 2004
|On-Chip Technologies, Inc.
|On-chip service processor for test and debug of integrated circuits
|Aug 6, 2002
|Mar 9, 2004
|Altera Corporation
|Enhanced embedded logic analyzer
|Mar 14, 2002
|Mar 23, 2004
|Fujitsu Limited
|Semiconductor device whereon memory chip and logic chip are mounted, making testing of memory chip possible
|Jan 11, 2001
|Aug 24, 2004
|Renesas Technology Corp.
|Semiconductor memory device allowing mounting of built-in self test circuit without addition of interface specification
|Jan 30, 2004
|Nov 8, 2005
|On-Chip Technologies, Inc.
|On-chip service processor
|Jun 16, 2006
|Nov 16, 2010
|Bulent Dervisoglu
|On-chip service processor
|Oct 31, 2005
|Mar 23, 2006
|On-Chip Technologies, Inc.
|On-chip service processor
|Jul 12, 1990
|Nov 16, 1993
|University Of Michigan
|Self-testing dynamic RAM
|"BIST TPG for Faults in System Backplanes"; Proceedings of the 1997 IEEE/ACM International Conference on Computer-Aided Design, 1997, pp. 406-413.
|"Complaint for Declaratory Judgment of Patent Non-Infringement and Invalidity", CV-11-0671 LB, Summons and Complaint in a Civil Action, Xilinx, Inc. v. Invention Investment Fund I LP, et al., United States District Court-Northern District of California, San Jose Division, Dated: Feb. 14, 2011.
|"Design of Self-Diagnostic Boards by Multiple Signature Analysis"; IEEE Transactions on Computers, vol. 42, No. 9, Sep. 12993, pp. 1035-1044, Sep. 1993.
|"How is the ARM7TDMI Core Tested?", ARM Technical Support Knowledge Articles, Retrieved from the Internet on Oct. 28, 2011 at: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.faqs/3673.html, Sep. 2008.
|"IEEE Standard Test Access Port and Boundary-Scan Architecture", IEEE Std 1149.1, Section 7.6, 1993.
|"Starting Point for a Scalable Core Test Access Architecture Based on a Standardized Core Test Access Port" (CTAP) http://grouper.ieee.org/groups/1500/vts97/ctap.html, 1997.
|"System in a Package (SIP): The 3-D Package", retrieved from the Internet on Oct. 24, 2011 at: http://www.siliconfareast.com/sip.htm.
|"System in Package", retrieved from the Internet on Oct. 24, 2011 at: http://www.absoluteastronomy.com/topics/System-in-package.
|"System-on-a-chip", retrieved from the Internet on Oct. 24, 2011 at: http://www.absoluteastronomy.com/topics/System-in-package.
|"Using Scan Technology for Debug and Diagnostics in a Workstation Environment"; Proceedings of the International Test Conference, 1988, Sep. 1988, pp. 976-986.
|"Complaint for Declaratory Judgment of Patent Non-Infringement and Invalidity", CV-11-0671 LB, Summons and Complaint in a Civil Action, Xilinx, Inc. v. Invention Investment Fund I LP, et al., United States District Court—Northern District of California, San Jose Division, Dated: Feb. 14, 2011.
|"System in Package", retrieved from the Internet on Oct. 24, 2011 at: http://www.absoluteastronomy.com/topics/System—in—package.
|"System-on-a-chip", retrieved from the Internet on Oct. 24, 2011 at: http://www.absoluteastronomy.com/topics/System—in—package.
|Abadir, Magdy , "Economics Modeling of Multichip Modules Testing Strategies", IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part B, vol. 21, No. 4, Nov. 1998, 360-370.
|Aerts, et al., "Scan Chain Design for Test Time Reduction in Core-Based ICs", IEEE International Test Conference, 1998, 448-457.
|Altera Corporation, "Design Debugging Using the SignalTap II Logic Anaylzer", Quartus II Handbook Version 11.1, vol. 3: Verification, 2011.
|Bhatia S., "A Unifying Methodology for Intellectual Property and Custom Logic Testing", Proc. of International Test Conference, Oct. 1996.
|Blum, Norman A. et al., "Multichip Module Substrates", Johns Hopkins APL Technical Digest, vol. 20, No. 1, 1999, 62-69.
|Bushnell, M.L. , "Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits", Springer Publishing, 2000.
|Collins, Luke , "Silicon Sandwich", IET Electronics Systems and Software, Apr./May 2006, 34-37.
|Complaint in Xilinx, Inc. v. Invention Investment Fund I LP, Invention Investment Fund II LLC, Intellectual Ventures LLC, Intellectual Ventures Management LLC, Intellectual Ventures I LLC, and Intellectual Ventures II LLC, No. 5:11-cv-671 (N. D. Cal. Feb. 14, 2011).
|Crouch, A. , "Design-For-Test for Digital ICs and Embedded Core Systems", Prentice Hall, 1999.
|Flint, Andrew , "MCM Test Strategy Synthesis from Chip Test and Board Test Approaches", Journal of Electronic Testing: Theory and Applications 10, appears in the textbook: "Multi-chip module test strategies," Yervant Zorian (1997), 1997, 65-76.
|Franklin, et al., "A Built-In Self-Test Algorithm for Row/Column Pattern Sensitive Faults in RAM's", IEEE Journal of Solid-State Circuits, vol. 25, No. 2, 1990, 514-524.
|Franklin, Manoj et al., "Built-in Self-Testing of Random-Access Memories", Computer, Oct. 1990, 45-56.
|Inter Partes Reexamination of U.S. Patent No. 7,080,301, Control No. 95/001,579, Declaration Under 37 C.F.R. § 1.132 of M. Ray Mercer, Ph.D., Aug. 4, 2011.
|Konoshita, et al., "Built-In Testing of Memory Using an On-Chip Compact Testing Scheme", IEEE Transaction on Computers, vol. C-35, No. 10, 1986, 862-870.
|Kuan, A. , "A 'How To' tutorial on logic analyzer basics for digital design", http://eetimes.com/General/PrintView//4015108, 2007.
|Kuan, A. , "A 'How To' tutorial on logic analyzer basics for digital design", http://eetimes.com/General/PrintView//4015108, 2007.
|Malhi, Vijay , "PoP, SiP, MCM, MCP or SoC: Assessing the tradeoffs", EE Times-India, Dec. 2006, 1-2.
|Mathewson, "Core Provider's Test Experience", Presentation at IEEE P1500 Working Group Meeting, Sunnyvale, CA, 1998.
|Matsuda, et al., "A New Array Architecture for Parallel Testing in VLSI Memories", Paper 16.2, 1989 International Test Conferences, 1989, IEEE, 1989, 322-326.
|Mazumder, t al., "Parallel Testing for Faults in RAM's", IEEE Transaction on Computer, vol. 38, No. 3, 1989, 396-407.
|Miyaji, et al., "A Multibit Test Trigger Circuit for Megabit SRAM's", IEEE Journal of Solid-State Circuits, vol. 25, No. 1, 1990, 68-71.
|Noun, Ziad , "Wireless Approach for SIP and SOC Testing", Doctoral Thesis, Université Montpellier II, Sciences et Technique du Languedoc, Aug. 31, 2010.
|Ohsawa, et al., "A 60-ns. 4-Mbit CMOS DRAM with Built-In Self Test Function", IEEE Journal of Solid-State Circuits, vol. SC-22, No. 5, 1987, 663-668.
|Rajski, et al., "Modular Logic Built-In Self Test for IP Cores", IEEE International Test Conference, 1998, 313-321.
|Saluja, et al., "Built-In Self-Testing RAM: A Practical Alternative", IEEE Design and Test, 1987, 42-51.
|Saperstein, Bill , "So-C vc SiP: Design Alternatives and Challenges", EE Times-India, 2008, 1-2.
|Silburt, et al., "Serial Interfacing For Embedded-Memory Testing", IEEE Design and Test of Computers, 1990, 52-63.
|SiliconFarEast, "Built-in Self Test (BIST)", http://www.siliconfareast.com/bist.htm, 2003-2005.
|Takeshima, et al., "A 55-ns. 16-Mb DRAM With Built-In Self Test Function Using Microprogram ROM", IEEE Journal of Solid-State Circuits, vol. 25, No. 4, 1990, 903-911.
|Tektronix, "The XYZs of Logic Analyzers", 2001.
|Trigas, Cynthia , "System-In-Package or System-On-Chip?", EE Times, retrieved from the Internet on Oct. 26, 2011 at: http://www.design-reuse.com/articles/6323/system-in-package-or-system-on-chip.html, Sep. 19, 2003.
|Tummala, Rao , "Electro IQ The Portal for Electronics Manufacturing", retrieved from the Internet on Oct. 7, 2011 at: http://www.electroiq.com/articles/ap/print/volume-15/issue-7/departments/editorial-board/.
|Tummala, Rao , "SOP: What Is It and Why? A New Microsystem-Integration Technology Paradigm-Moore's Law for System Integration of Miniaturized Convergent Systems of the Next Decade", IEEE Transaction on Advanced Packaging, vol. 27, No. 2, May 2004, 241-249.
|Tummala, Rao , "SOP: What Is It and Why? A New Microsystem—Integration Technology Paradigm—Moore's Law for System Integration of Miniaturized Convergent Systems of the Next Decade", IEEE Transaction on Advanced Packaging, vol. 27, No. 2, May 2004, 241-249.
|Van De Goor, et al., "An Overview of Deterministic Functional RAM Chip Testing", ACM Computing Surveys, vol. 22, No. 1, 1990, 5-33.
|Voss, et al., "A 14-ns 256Kx1 CMOS SRAM With Multiple Test Modes", IEEE Journal of Solid-State Circuits, vol. 24, No. 4, 1989, 874-880.
|Wang, L.T., "VLSI Test Principles and Architectures", Morgan Kaufman Publishers, 2006.
|You, et al., "A Self-Testing Dynamic RAM Chip", IEEE Journal of Solid-State Circuits, vol. SC-20, No. 1, 1985, 428-435.
|Zorian, "Test Requirement for Embedded Core-based Systems and IEEE P1500", International Test Conference 1997 (ICT '97), Nov. 1-6, 1997, 1997, 191-199.
|Zorian, et al., "System-Chip Test Strategies", ACM, 1998, 752-757.
|Zorian, et al., "Testing Embedded-Core Based System Chips", IEEE International Test Conference, 1998, 130-143.
|Zorian, Y., "IEEE P1500: Backgrounder", Logicvision, Inc., 1998.
|Zorian, Yervant et al., "An Effective Multi-Chip BIST Scheme", Journal of Electronic Testing: Theory and Applications 10, appears in the textbook: "Multi-chip module test strategies," Yervant Zorian (1997), 1997, 87-95.
|Citing Patent
|Filing date
|Publication date
|Dec 10, 2012
|Apr 14, 2015
|Texas Instruments Incorporated
|pBIST engine with distributed data logging
|Dec 10, 2012
|Jun 12, 2014
|Texas Instruments Incorporated
|pBIST ENGINE WITH DISTRIBUTED DATA LOGGING
|U.S. Classification
|714/726, 714/729, 714/727
|International Classification
|Cooperative Classification
|European Classification
|Mar 4, 2010
Owner name: OC APPLICATIONS RESEARCH LLC,DELAWARE
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ON-CHIP TECHNOLOGIES, INC.;REEL/FRAME:024029/0054
Effective date: 20080313
Owner name: OC APPLICATIONS RESEARCH LLC, DELAWARE
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ON-CHIP TECHNOLOGIES, INC.;REEL/FRAME:024029/0054
Effective date: 20080313
|Dec 7, 2010
Owner name: INTELLECTUAL VENTURES I LLC, DELAWARE
Free format text: MERGER;ASSIGNOR:OC APPLICATIONS RESEARCH LLC;REEL/FRAME:025467/0063
Effective date: 20101207
|Jan 8, 2013
|Certificate of correction
|Feb 28, 2013
Owner name: ON-CHIP TECHNOLOGIES, INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DERVISOGLU, BULENT;COOKE, LAURENCE H.;ARAT, VACIT;REEL/FRAME:029894/0072
Effective date: 20040129
|Jan 25, 2016
|Fee payment
Year of fee payment: 4


text:
Obviously, you didn't buy your SC430 unless you understood you would be getting long-lasting quality and dependability both impeccably combined into one automobile. The vehicle in your driveway is head and shoulders above the rest compared to all the other cars, trucks, and SUVs on the road today. While it's not hard to buy replacement parts for Lexus vehicles, these days only the highest quality are required to maintain your automobile. When your Lexus SC430 rolled off the assembly line, it was destined for a driver who prioritizes appealing looks in their automobile.
The ability to control your car or truck's speed is crucial to keeping you and your passengers safe. Rather than being spread apart like old brake drums were, disc brake rotors get clamped in one spot by brake pads. This means Lexus SC430 disc brake rotors get a fair amount of abuse from the friction material, but since the pads are softer than the rotor they will not deal much damage to it. Brake rotors perform very well in rain (much better than drums), and are virtually always included from the factory on current vehicles. Your Lexus SC430 wouldn't be able to reduce its speed without the brake rotors bolted to the wheel hubs.
Don't let a broken Brake Rotors & Discs spell the end of your car, truck, or SUV, and don't gamble with its condition by buying anything but the best repair parts. When your Lexus requires a top quality replacement Brake Rotors & Discs, there's no need to go somewhere besides the authority, Car Parts Discount. Procuring new Lexus parts from www.carpartsdiscount.com means you are taking advantage of the highest quality original and aftermarket replacement SC430 parts on the internet. If your car or truck was built in 2010, 2009, 2008, 2007, 2006, 2005, 2004, 2003, 2002, then you will find the correct Lexus SC430 Brake Rotors & Discs parts right here.


text:
Disappointing end to season ushers in new era for Broncos men's basketball
Tuesday, Mar 08, 2016 10:15 am
Disappointing end to season ushers in new era for Broncos men's basketball
Cochrane man found guilty of sexual assault sentenced to…
Wednesday May 24, 2017
M�tis Fest celebrates culture through song and dance
Wednesday May 24, 2017
Fiddlers sat left of the stage, playing a traditional M�tis jig while jiggers stepped methodically to the whimsical music.
Historic McDougall Church ruined by fire
Monday May 22, 2017
Conservatives strike deal to unite under one banner
Saturday May 20, 2017
Rocky View Schools considers options if fee increase is axed
Lyme disease sufferers fall through cracks, promote…
New ball hockey league breaks barriers at Cochrane High
NOTE: To post a comment in the commenting system you must have an account with at least one of the following services: Disqus, Facebook, Twitter, Yahoo, OpenID. You may then login using your account credentials for that service. If you do not already have an account you may register a new profile with Disqus by first clicking the "Post as" button and then the link: "Don't have one? Register a new profile". The Olds Albertan welcomes your opinions and comments. We do not allow personal attacks, offensive language or unsubstantiated allegations. We reserve the right to delete comments deemed inappropriate. We reserve the right to close the comments thread for stories that are deemed especially sensitive. For further information, please contact the editor or publisher.blog comments powered by Disqus
Local firefighters did well in stair climb challenge
May 16, 2017
Innovative greenhouse could be built this fall
May 16, 2017
May 16, 2017


text:
MAC Glitter Brillant in Yellow
1 review
0% would repurchase
Package Quality: 5.0
Price: $$
Package Quality: 5.0
Price: $$
Where to Buy
Start your review
on 4/23/2005 10:07:00 PM
Age: 25-29
Skin: Combination, Fair, Not Sure
Hair: Brown, Straight, Fine
Eyes: Blue
I love MAC glitters. I have been using them for years. I picked up the yellow glitter brillant from a CCO for 7$. The color isn't that great. It's almost the glitter version of Chartruse (sp?) paint. It's a little bit chunkier than the other glitter brilliants I own but it's still wearable. It's not my favorite of the MAC glitters, it's just ok because of it's color and texture.
Popular Highlighters
40 Reviews
551 Reviews
18 Reviews
47 Reviews
72 Reviews


text:
Assumpta Serna
Jump to
Asumpta Serna originally set out to become a lawyer, but after three years of study, she quit school and joined the anti-Fascist theater working toward the demise of the Franco regime. After Franco died in 1975, she migrated from her native Barcelona to Madrid, where she began acting on stage. Filmmaker Carlos Saura gave Serna her first big break when he cast her in "Sweet Hours" (1981). Although numerous Spanish and French films followed, Serna earned international recognition as the femme fatale of Pedro Almodovar's "Matador" (1986; released in the USA in 1988), which also launched Antonio Banderas. It began a career which has taken her to around the world for such films, as Zalman King's "Wild Orchid" (1989), which grossed $100 million worldwide, "Nostradamus" (1993), as the seer's second wife, and "The Shooter" (1995), as a suspected assassin who joins forces with Dolph Lundgren to find the true culprits. In "The Craft" (1996), Serna was the owner of an occult store who instructs four girls in the way of the Wiccan.


text: Shakespearean comedy Questions of gennre - Folio edition, 1623 Early comedies The Comedy of Errors The Taming of the Shrew The Two Gentlemen of Verona Love's Labour's Lost Ripe comedies A Midsummer Night's Dream The Merry Wives of Windsor Much Ado about Nothing As You Like It Twelfth Night or What You Will Problem plays, late "romances" The Merchant of Venice All's Well That Ends Well Troilus and Cressida Measure for Measure Cymbeline Pericles A Winter's Tale The Tempest Mixture of comic and tragic features 'comic relief' in tragedies (gravedigger in Hamlet, the Fool in King Lear, Falstaff in Henry IV; the Nurse in Romeo and Juliet) The porter in Macbeth: 'Knock, knock; never at quiet! What are you? But this place is too cold for hell. I'll devil-porter it no further: I had thought to have let in some of all professions that go the primrose way to the everlasting bonfire. [Knocking within] Anon, anon! I pray you, remember the porter." Mixture of comic and tragic features 'tragic intensity' in comedies: Midsummer: "The most lamentable comedy, and most cruel death of Pyramus and Thisbe" (1.2.11–22) Shylock's humiliation The Merchant of Venice "I pray you give me leave to go from hence, I am not well; send the deed after me, And I will sign it." (4.1.393-4) Grotesque. Hieronymus Bosch and gothic gargoyles Definitions of comedy Frame play (Prologue) of The Taming of the Shrew : meta-drama Christopher Sly: tinker and beggar Messenger: Your honour's players, hearing your amendment, Are come to play a pleasant comedy; For so your doctors hold it very meet, Seeing too much sadness hath congeal'd your blood, And melancholy is the nurse of frenzy. 280 Therefore they thought it good you hear a play And frame your mind to mirth and merriment, Which bars a thousand harms and lengthens life. Sly: ... let them play it. Is not a comonty a Christmas gambold or a tumbling-trick? Page: No, my good lord, it is more pleasing stuff. Sly: What, household stuff? Page: It is a kind of history. (Prologue, 125-137) "Színészeid, hallván gyógyultodat, Vidám darabbal jöttek játszani; A doktorok ajánlják ezt, nagyúr, Mert a sok bú fagylalja véredet, S a mélakór dajkája őrületnek! Ezért javallunk víg komédiát, Hogy vidámságra hangold lelkedet: Ez bajt elűz s megnyújtja életed! HUNCFUT KRISTÓF (Christopher Sly): Nosza!. Nem bánom hát, adjátok elő! S ez a koméntia nem holmi betlehemesdi vagy bukfencezés? APRÓD: Nem, jó uram, vidámabb dolog ez! HUNCFUT: Tán házi dolgok vannak benne? APRÓD: Afféle história! Sly's 'defionitions' of comedy: Christmas gambold: festive, ritual, seasonal (OCCASION) Tumbling-trick: physical comedy, comic devices (MODE) Household stuff: domestic affairs (CONTENT) COMIC TRADITIONS (1) Aristophanes Satirical, intellectual comedy: clear target Ben Jonson (Volpone), Molière (Tartuffe, The Misanthrope, Le bourgeois gentilhomme), G. B. Shaw Clear moral purpose COMIC TRADITIONS (2) Roman comedy (Plautus, Terentius) and New Comedy + criticism The rules of Donatus (4th cent AD): ordinary people, with small adventures and unturbulent passions; avoids history and presents fictitious characters; that it begins with mild dangers and misfortunes and ends in prosperity; uses stock characters (commedia dell'arte) Renaissance addition: the moral effect of comedy Thomas Heywood: An Apology for Actors 'And what then is the subject of this harmless mirth? either in the shape of a clown to show others their slovenly and unhandsome behaviour, that they may reform that simplicity in themselves which others make their sport, lest they happen to become the like subject of general scorn to an auditory. . . . Sometimes they discourse of pantaloons, usurers that have unthrifty sons, which both the fathers and sons may behold to their instructions: sometimes of courtesans, to divulge their subtleties and snares in which young men may be entangled, showing them the means to avoid them.' Properties of New Comedy plottings and counterplottings, cross-purposes, misunderstandings, mistaken identities (twins), disguise, cross-dressing, the ridiculing of all sorts of figures (strangers, women, etc) slapstick, sitcom (overhearing etc) Launce: ...I think Crab, my dog, be the sourest-natured dog that lives: my mother weeping, my father wailing, my sister crying, our maid howling, our cat wringing her hands, and all our house in a great perplexity, yet did not this cruel-hearted cur shed one tear: he is a stone, a very pebble stone, and has no more pity in him than a dog: a Jew would have wept to have seen our parting; why, my grandam, having no eyes, look you, wept herself blind at my parting. Nay, I'll show you the manner of it. This shoe is my father: no, this left shoe is my father: no, no, this left shoe is my mother: nay, that cannot be so neither: yes, it is so, it is so, it hath the worser sole. This shoe, with the hole in it, is my mother, and this my father; a vengeance on't! there 'tis: now, sit, this staff is my sister, for, look you, she is as white as a lily and as small as a wand: this hat is Nan, our maid: I am the dog: no, the dog is himself, and I am the dog—Oh! the dog is me, and I am myself; ay, so, so. (The Two Gentlemen of Verona, 2.3) courtship plot - marriage "Your brother and my sister no sooner met but they look'd, no sooner look'd but they lov'd; no sooner lov'd but they sigh'd; no sooner sigh'd but they ask'd one another the reason; no sooner knew the reason but they sought the remedy: and in these degrees have they made a pair of stairs to marriage" (As You Like It, 5.2.32–38) 'Jack shall have Jill; Nought shall go ill: The man shall have his mare again, and all shall be well.' (Midsummer Night's Dream, 3.2.461–3) "One feast, one house, one mutual happiness" (TGV 5.4.173) Complications of the courtship plot Wedding – marriage – true union All's Well That Ends Well: Helena and Bertram married at the start The Taming of the Shrew: marriage in Act 3 Love's Labour's Lost: delay of 12 months Berowne in Love's Labours Lost: 'our wooing doth not end like an old play: Jack hath not Gill. These ladies' courtesy Might well have made our sport a comedy' (5.2.874–75) 'Nincs ásó-kapa... Jancsi, Julcsa vár még Mulatságunkból nem lett komédia' (Lóvátett lovagok) Courtship as enchantment, madness "midsummer madness" of Twelfth Night (3.4.56) Rosalind's "holiday humor" in As You Like It (4.1.69) Rosalind: "Men are April when they woo, December when they wed" (147–48). 'This is the liver vein, which makes flesh a deity, A green goose a goddess. Pure, pure idolatry.' ("Májunk zubog, istenünk lesz a hús, S istennőnk: zöld liba. Bálványimádás, Semmi más." (Berowne, LLL 4.3.72-3) Courtship plot Sexuality, desire, passion vs social rules Marriage: containment, regulation, tying of (sexual) energies "The world must be peopled" (Benedick, Much Ado About Nothing, 2.3.223) Courtship plot Typical plot: Midsummer Night's Dream Puck: 'What fools these mortals be' William Congreve: courtship is to marriage as a very witty prologue to a very dull play Enchantment, madness, suspension of rules: threshold (liminal) period Flux vs stability, disorder vs order Courtship plot This disorder is not chaos Emotional (moral) disorder – compositional perfection, formal patterns patternings, symmetries, pairings, parallels, juxtapositions formal contrivance (plays-within-plays, masques, dance) Literary world (quotes, epistles, orations, poems, songs) Artificial schemes, plottings (art-ifice) Comic plot(ting): artifice 'comedy repeatedly draws attention to its own status as artifact and positively works to heighten the illusion. Comedy avoids the possibility of everything going wrong or not going according to plan by delivering us into a carefree world where actions are denuded of consequence' (Catherine Bates) Suspending moral order – substituting artistic (aesthetic) order Art and love: alternative world of imagination, fantasy (sport, pastime, game) Much Ado About Nothing Two plot(ting)s Beatrice and Benedick (plotter: Don Pedro - so that "the time shall not go dully by" (Don Pedro) before the wedding of Hero and Claudio (plotter: bastard brother Don John) Love's Labour's Lost Ferdinanrd, king of Navarre and his three lords in attendance (Berowne) The French princess and her three ladies in attendance Love's Labour's Lost "Necessity will make us all forsworn" (Berowne, 1.1.149) I "swore in jest" (Berowne, 1.1.54) verbal logorrhea, language going mad, puns plot: menuet, stylised verbal war, sparring "Well bandied both, a set of wit well played" (5.2.29) "If love make me forsworn, how shall I swear to love?" (Berowne, 4.2.104). "courtship, pleasant jest, and courtesy, / As bombast and as lining to the time" (Princess, 5.2.780–81) Rosaline: Why, that's the way to choke a gibing spirit, Whose influence is begot of that loose grace Which shallow laughing hearers give to fools: A jest's prosperity lies in the ear Of him that hears it, never in the tongue Of him that makes it: then, if sickly ears, Deaf'd with the clamours of their own dear groans, Will hear your idle scorns, continue then, And I will have you and that fault withal; But if they will not, throw away that spirit, And I shall find you empty of that fault, Right joyful of your reformation. (5.840-51) "Így kell a gúnyos szellemet letörni, Ha elkapatta sok silány kacaj, Mi bambáktól bolondoknak kijár. Egy tréfa sikere a hallgató Fülében rejlik, nem az élcelő Nyelvén terem. Azért ha nagybeteg, Ki más saját hörgésétől süket, Meghallja léha tréfád – rajta! Folytasd: Szeretni foglak e hibáddal együtt. De hogyha másképp üt ki: hagyd a mókát! Majd úgy hiába keresem hibádat S örömmel üdvözlöm az új Biront" (Rosaline, Lóvátett lovagok, 840-50) Love's Labour's Lost A "great feast of languages" is spread before us (5.1.37). Having "liv'd long on the alms-basket of words" (38–39) Berowne: "Young blood doeth not obey an old decree. We cannot cross the cause why we were born, Therefore of all hands must we be forsworn." (4.3.214-6) .... "Consider what you did swear unto: To fast, to study, and to see no woman – Flat treason 'gainst the kingly state of youth. Say, can you fast? Your stomachs are too young, And abstinence engenders maladies." (4.3.288-292) "Ifjú vér nem tűr ó törvényeket. Az élettel nem bírt el senki még: Meg kellett szegni azt az esküvést" (Biron, 4.3.215-7) "Lám mily esküt tettünk, hogy böjtölünk, Betűt falunk, s hogy nőre rá se nézünk: Elárultuk királyi ifjuságunk! Ki tud böjtölni? Gyomrunk fiatal: Beteggé tesz az önsanyargatás." (Biron, 4.3.289-94) Pieter Brueghel the elder: War of Carnival and Fasting 1559 Ritual, cosmic aspect of comedy War between fast(ing) and carnival Courtship and Carnival: topsy-turvy world, transformation Sexuality, desire, love, art(ifice) and FEAST Greek comedy: satyr plays, accompanying Dionysian rituals Ritual comedy Marriage – triumph of live, community, cosmos (ferility ritual) "The great symbol of pure comedy is marriage, by which the world is renewed, and its endings are always instinct with a sense of fresh beginnings. Its rhythm is the rhythm of the life of mankind, which goes on and renews itself as the life of nature does. The rhythm of tragedy, on the other hand, is the rhythm of the individual life which comes to a close, and its great symbol is death." (Helen Gardner) Twelfth Night Set in 'Illyria' Viola and Sebastian: twins Orsino, Olivia Sir Toby Belch, Feste and Fabian: scheming against Malvolio World of no consequence 'How with a sportful malice it [the letter] was followed May rather pluck on laughter than revenge' (Fabian, Twelfth Night 5.1.363-4) "Amit gonosz mókából elkövettünk, Inkább mosolyt, mint bosszút érdemel." (Fábián, Vízkereszt, 5.1.363-4) Festive joke – ritual humiliation Fools, jesters, oafs, clowns, wits – and madness "This fellow is wise enough to play the fool; And to do that well craves a kind of wit. .... For folly that he wisely shows is fit; But wise men, folly-fallen, quite taint their wit." (Viola about Feste, Twelfth Night 3.1.58-) "Elég bölcs a fickó, hogy játssza a bolondot: Jól adni azt, kell hozzá némi ész .... A bolondság, mit bölcsen játszunk, célba ér; De ha bölcs bolondul meg, oda a bölcsesség." Dogberry in Much Ado: "What your wisdoms could not discover, these shallow fools have brought to light" (5.1.232–34) Eduard Grützer: Falstaff 'I know thee not, old man' (King Henry to Falstaff in Henry V) HYMEN: Az ég akkor boldog, Midőn a földi dolgokegymással párba lépnek, Egyetértésre jutva. Jó herceg, ím a színen Lányodat maga Hymen Hozza elébed az égből, Hogy eljegyezhesd azzal, Kinek képe lányod szívében él. .... Négy új pár kezeit Kötözik egybe itt. ... A menyegző Juno koronája, Asztal és ágy szent frigye; Hymen a föld városait Általad népesíti be. icsőség neked s glória, Ó, Hymen, országok ura! (Ahogy tetszik, 5.4)


text:
ED Magedson – Founder
Ripoff Report
City-Data.comInternet United States of America
Does your business have a bad reputation?
Fix it the right way.
Corporate Advocacy Program™
This report was posted on Ripoff Report on 05/28/2011 09:44 PM and is a permanent record located here: http://www.ripoffreport.com/reports/city-datacom/internet/city-datacom-advameg-inc-realtor-collusion-scheme-and-malware-site-that-harms-your-comp-734463. The posting time indicated is Arizona local time. Arizona does not observe daylight savings so the post time may be Mountain or Pacific depending on the time of year.
Ripoff Report has an exclusive license to this report. It may not be copied without the written permission of Ripoff Report. READ: Foreign websites steal our content
Click Here to read other Ripoff Reports on City-Data.com
If you would like to see more Rip-off Reports on this company/individual, search here:Search Tips
In order to assure the best results in your search:
#1 Consumer Comment
I have experienced a similar incident
SUBMITTED: Tuesday, January 12, 2016POSTED: Tuesday, January 12, 2016
I started a contraversial conversation about Phoenix, AZ and not soon after, a moderator starts deleting my posts and delivering infractions. After reading this issue, it seems to echo my own situation.
I was critical of my state and experiences in my state. I backed it up with facts from research carried out using official information sources. I provided my own experience which seemed to match up with the issues presented in the reesearch.
I did some digging after my account was locked from commenting and found that this is a recurring issue with a particular moderator:
Then I found this thread, the posts matches the sentiments of the user who filed this report:
Well, what can I say, I am another person who has been banned for just speaking the truth about certain areas of the country. I did not use foul language and stated honest opinions regarding the , many many states that I have lived in for more than fifty years,(through the military and work).
The most abrupt statement I made was that people from the Northeast has spread more rude and obnoxious behavior to other states than anyone else. I also made a brief comment on high crime rates of the South, poor school systems and many of the illegal aliens that refuse to speak english and drive without automobile insurance in states that I have lived in. True, that this language is somewhat course but it is absolutely HONEST & TRUE!!!! I have also made EXTREMELY positive comments on certain states that are nearly perfect places to live and retire.
All of the information that I've found is beginning to paint a picture of who runs this website and what the interests of it's members are. Users and admins/mods alike are primarily interested in location (real estate purposes most likely). Real experiences by members such as myself are met with hostility, lies and misinformation in order to paint the area in the best possible light. The thread I posted in for example, was about a potential homeowner moving to my city.
When pressed for information that should be known to any local, none of them know. Instead, I am given vague answers that could've been made up along with statements of how well they are doing with little to no context. It doesn't look like any of them have had a legitimate job here.
Are you an owner, employee or ex-employee with either negative or positive information about the company or individual, or can you provide "insider information" on this company?
#2 UPDATE Employee
SUBMITTED: Sunday, October 16, 2011POSTED: Sunday, October 16, 2011
Are you an owner, employee or ex-employee with either negative or positive information about the company or individual, or can you provide "insider information" on this company?
Advertisers above have met our
strict standards for business conduct.