text:
Articles on this page are available in 1 other language: Spanish (1) (learn more)
National Distribution
United States
Origin: Native
Regularity: Regularly occurring
Currently: Present
Confidence: Confident
Global Range: Native to Northern Mexico and the Southwest U.S.
Flower-Visiting Insects of Buffalo Gourd in Illinois
(Bees collect pollen or suck nectar; information is limited to Halictid bees; observations are from Moure & Hurd)
Bees (short-tongued)
Halictidae (Halictinae): Agapostemon sericea (MH), Agapostemon splendens (MH), Agapostemon texanus texanus (MH)
Scientific observers:
(MH) = Jesus Moure & Paul Hurd, Jr.
Hilty, J. Editor. 2015. Insect Visitors of Illinois Wildflowers. World Wide Web electronic publication. illinoiswildflowers.info, version (09/2015)
See: Abbreviations for Insect Activities, Abbreviations for Scientific Observers, References for behavioral observations
Flower-Visiting Insects of Buffalo Gourd in Illinois
(Bees collect pollen or suck nectar; information is limited to Halictid bees; observations are from Moure & Hurd)
Bees (short-tongued)
Halictidae (Halictinae): Agapostemon sericea (MH), Agapostemon splendens (MH), Agapostemon texanus texanus (MH)
Known Pests: RESISTANT TO PESTS.
Life History and Behavior
Life Cycle
Persistence: Long-lived
Molecular Biology and Genetics
Molecular Biology
Barcode data: Cucurbita foetidissima
Statistics of barcoding coverage: Cucurbita foetidissima
Public Records: 2
Specimens with Barcodes: 2
Species With Barcodes: 1
Conservation Status
National NatureServe Conservation Status
United States
Rounded National Status Rank: N4 - Apparently Secure
NatureServe Conservation Status
Rounded Global Status Rank: G5 - Secure
Relevance to Humans and Ecosystems
Economic Uses
Uses: FOOD, Seed/nut, Food oil, Silage/grain
Production Methods: Wild-harvested
Comments: Native americans collected the large roots of this species up to 7000 thousand years ago. Some roots weigh up to 50 kilograms. The fruits contain a bitter tasting cucurbitacin, which is water soluable and can be removed by cooking. Local people get rid of the taste with calcium carbonate. The seeds have 30-40% edible oil, which is similar to sunflower oil. The cake which emains after seed-pressing is high in protein and is suitable for animal feed.
Cucurbita foetidissima
Cucurbita foetidissima, has numerous common names, including: buffalo gourd,[1] calabazilla,[1] chilicote, coyote gourd, fetid gourd, fetid wild pumpkin,[1] Missouri gourd,[1] prairie gourd,[3] stinking gourd, wild gourd,[1] and wild pumpkin.[1] A tuberous plant, it is a true xerophyte that is found in the Southwestern United States and Northwestern Mexico.[4] The type specimen was collected from Mexico by Humboldt and Bonpland sometime before 1817.[1]
The feral perennial buffalo gourd has evolved in the semiarid regions and is well-adapted to desert environments. It contains high amounts of protein and carbohydrates and yields abundant oil.[5] The carbohydrates that are formed in the tap root have led to the idea of growing the plant for biofuel.[6][7]
The fruit is consumed by both humans and animals. When mature, a stage marked by increasing desiccation of vine, leaves, fruit-stem, and fruit, the fruit begins its final gourd stage.
Geographic location and genetics make it highly likely that Cucurbita scabridifolia is a naturally occurring hybrid of C. foetidissima and Cucurbita pedatifolia.[8]
|Wikimedia Commons has media related to Cucurbita foetidissima.
Morphology and cultivation[edit]
Cucurbita foetidissima requires little water and grows best in semiarid and arid environments.[9] Warm weather is required during the five- to eight-month vegetation period.[5][10] This perennial is well adapted to marginal agricultural lands such as sandy loam soils which have to be well-drained.[10][11] Germination temperature range is between 15 °C and 37 °C with an optimum at 25 °C.[12]
The maximum depth for a successful germination is 12 cm.[12] The germination is possible in a pH range from 2.2 (germination rate 15% ) up to pH 8 (germination rate 90%).[12] Asexual propagation is possible from nodal roots.[10]
The leaves of the buffalo gourd are typically entire and heart-shaped with a base of 10–13 cm (4–5 in) and length of 20–25 cm (8–10 in). The flowers are borne singly at the nodes of the vines after a certain amount of annual vegetative growth has taken place.[5]
The fruit has a diameter of 7–10 cm (3–4 in).[12] The fruit weighs 120 g to 150 g, with 292 to 315 seeds per fruit.[5] The seeds, which are 12 mm (0.5 in) long and 7 mm (0.3 in) wide, weigh about 4 g per 100 seeds,[10] with the seed coat accounting for about 30% of the seed weight.[5] The seeds often remain viable for months or even years within an undamaged gourd.[5] One hectare of plants can produce 2.5 tons of seed.[10]
The plant forms a fleshy tap root which is used as a storage and overwintering structure.[12] The central tap root can weight up to 72 kg (159 lb). A four-year-old root grown under cultivation can reach a fresh weight of 45 kg (99 lb) and a length of 2.5 m (8.2 ft).[5]
Cucurbita foetidissima is native to North America in the U.S. (Arizona; Arkansas; southern California; Colorado; Kansas; Missouri; southern Nebraska; Southern Nevada, New Mexico; Oklahoma; Texas; and southern Utah) and Mexico (Aguascalientes; Chihuahua; Coahuila; Guanajuato; Guerrero; Hidalgo; northern Jalisco; Mexico; Nuevo León; Querétaro; San Luis Potosí; Sonora; Tamaulipas; and Zacatecas).[3]
The buffalo gourd has the potential of being a crop adapted to arid to semiarid lands, producing additional food critically needed to feed the world population./[5]
- Fresh gourd: The fresh young gourd can be eaten like squash. When the fruit is mature, it is not edible anymore due to bitter compounds.
- Oil: The extractable oil content in whole seeds reaches from 24.3%[5] to 50%.[13] Linoleic acid, an essential polyunsaturated fatty acid, comprises 38% to 65% of the oil.[5] A characterization of the oils from buffalo gourd indicates that this oil is similar to other common edible oils.[14]
- Protein: Whole Buffalo gourd seeds contain approximately 31% crude protein, which is usable for human consumption and for feed.
- Starch: Is mainly located in the tap root which forms after the first year of growth. The starch content in the dried root is between 47.5%[11] and 56%.[5]
- Fodder: Fresh leaves or the whole plants can be used as animal food.
- Biofuel: Biodiesel can be produced from the oil in the seeds.[15] But the main interest to produce renewable fuels is to produce biofuel with the carbohydrates which are located in the tap root.
- Other uses: In many Native American cultures, the fruit and other parts of the plant, buffalo gourd oil, were used for soap.[16] Furthermore, the protein can be used for industrial purposes (water paints, paper coating, adhesives and textile sizing).[5][10] The Zuni people use a poultice of powdered seeds, flowers and saliva for swellings.[17]
Various insects may penetrate the hard skin of the gourd. External structures appear to prevent damage by most insects and the plant is highly resistant to cucumber beetle and squash bug.[10] White molds seem to result in smooth surface areas and black molds often form circular patterns.
Staminate (male) flower
Buffalo gourds in Puente Hills.
Buffalo gourd in Albuquerque, New Mexico.
Buffalo gourd, close up photo, Albuquerque, New Mexico.
- ^ a b c d e f g h "Name - Cucurbita foetidissima Kunth". Tropicos. Saint Louis, Missouri: Missouri Botanical Garden. Retrieved December 11, 2012. Cucurbita foetidissima was originally described and published in Nova Genera et Species Plantarum (quarto ed.) 2: 123. 1817.
- ^ "TPL, treatment of Cucurbita foetidissima Kunth". The Plant List; Version 1. (published on the internet). Royal Botanic Gardens, Kew and Missouri Botanical Garden. 2010. Retrieved December 11, 2012.
- ^ a b GRIN (February 12, 2010). "Cucurbita foetidissima information from NPGS/GRIN". Taxonomy for Plants. National Germplasm Resources Laboratory, Beltsville, Maryland: USDA, ARS, National Genetic Resources Program. Retrieved December 11, 2012.
- ^ Bemis, W. P.; Whitaker, Thomas W. (April 1969). "The Xerophytic Cucurbita of Northwestern Mexico and Southwestern United States". Madroño (California Botanical Society) 20 (2): 33–41. JSTOR 41423342.
- ^ a b c d e f g h i j k l Bemis, J.; Curtis, L.; Weber, C.; Berry, J. (1978). "The Feral Buffalo Gourd, Cucurbita foetidissima". Economic Botany 1: 87–95.
- ^ Smeal, D. (1997). "Carbohydrate biofuels. III. Consumptive-use and root yield of buffalo gourd (Cucurbita foetidissima HBK)". Fuel and Energy Abstracts 38 (5): 325. doi:10.1016/S0140-6701(97)81177-0. Retrieved August 22, 2008.
- ^ Blume, David (2007). Alcohol Can Be a Gas! Fueling an Ethanol Revolution for the 21st Century. The International Institute For Ecological Agriculture.
- ^ Andres, Thomas C. (1987). "Relationship of Cucurbita scabridifolia to C. foetidissima and C. pedatifolia: A Case of Natural Interspecific Hybridization". Cucurbit Genetics Cooperative Report (Raleigh, NC: North Carolina State University) 10: 74–75.
- ^ Berry, J.; Bemis, J.; Weber, C.; Philip, T. (1978). "Cucurbit Root Starches: Isolation and Some Properties of Starches from Cucurbita foetidissima HBK and Cucurbita digitata". Journal of Agricultural and Food Chemistry 4: 825–826.
- ^ a b c d e f g Bemis, J. (1975). Underexploited Tropical Plants with Promising Economic Value. National Research Council. pp. 94–99. ISBN 978-0-89499-186-8.
- ^ a b Nelson, J.; Scheerens, J.; Bucks, D.; Berry, J. (1989). "Irrigation Effects on Water Use, and Production of Tap Roots and Starch of Buffalo Gourd". Agronomy Journal 81: 439–442. doi:10.2134/agronj1989.00021962008100030008x.
- ^ a b c d e Horak, M.; Sweat, J. (1994). "Germination, Emergence, and Seedling Establishment of Buffalo Gourd (Cucurbita foetidissima)". Weed Science Society of America 42: 358–363.
- ^ Berry, J.; Bemis, J.; Weber, C.; Philip, T. (1975). "Cucurbit Root Starches: Isolation and Some Properties of Starches from Cucurbita foetidissima HBK and Cucurbita digital". Journal of Agricultural and Food Chemistry 23 (4): 825–826. doi:10.1021/jf60200a020.
- ^ Vasconcellos, J.; Berry, J.; J. Bemis, C. Weber; Scheerens, J. (1980). "The properties of Cucurbita foetidissima seed oil". Journal of the American Oil Chemists Society 57 (9): 310–313. doi:10.1007/bf02662214.
- ^ Kurki, A.; Hill, A. (2006). "Biodiesel: The Sustainability Dimensions"". ATTRA 3: 458–467.
- ^ Lowell J. Bean and Katherine Siva Saubel (1972). Temalpakh: Cahuilla Indian Knowledge and Usage of Plants. Malki Museum Press, Morongo Indian Reservation. p. 57.
- ^ Camazine, Scott; Bye, Robert A. (1980). "A Study Of The Medical Ethnobotany Of The Zuni Indians of New Mexico". Journal of Ethnopharmacology 2: 365–388. doi:10.1016/s0378-8741(80)81017-8. (p. 375)
EOL content is automatically assembled from many different content providers. As a result, from time to time you may find pages on EOL that are confusing.
To request an improvement, please leave a comment on the page. Thank you!


text:
Crash damages car and houseMay 07,2013
Crash damages
car, house
JEFFERSONVILLE A mailbox was destroyed and a sport-utility vehicle and house both damaged, but the woman behind the wheel of the wayward SUV escaped serious injury Saturday afternoon, police said.
Vermont State Police said Mary Niemen, 43, of Jeffersonville suffered a minor rash on her arms and nose when the airbag in her 2004 Honda Element deployed in an accident that occurred shortly after 3 p.m. on Saturday.
According to police, Nieman was driving north on Route 108 near the intersection of Notch Glen Road when she lost control of her vehicle. Niemans Honda swerved off the right side of the road, knocked over a mailbox, and sideswiped a large tree before colliding head-on with a house located on Notch Glen Drive.
Police described damage to both the house and car as moderate.
Nieman, who suffered only airbag-related injuries according to police, was issued a ticket for failing to maintain control of her vehicle.MORE IN This Just InMONTPELIER The League of Women Voters of Vermont will be taking part in National Voter... Full StoryMONTPELIER In his weekly report, City Manager William Fraser wrote that the Division of... Full StoryMONTPELIER The board of directors of the Central Vermont Humane Society recently named a new... Full Story
- Most Popular
- Most Emailed

subset: commoncrawl


text:
NATIONAL: The Fairfax front pages from across the nation.
Featured News
Tech girls with superpowers
More than 130 teams of school students drafted, created, coded and designed apps.
AFL, NRL footy fans show their colours | photos
Western Bulldogs, Sydney Swans, Melbourne Storm and Cronulla Sharks fans are gearing up - BIG TIME!
Deni Ute Muster 2016: Before it begins
NSW: Look out Deni, everyone's on the way for utes, boots, mates... and Keith Urban.
Doggie diehards watch Western Bulldogs train | photos
Whitten Oval as the place to be for all Western Bulldogs fans as the 2016 AFL looms large.
South Australia by candlelight | photos
When there's a blackout, what do you do? Light a candle, of course!
Fairfax Front Pages | Thursday, September 29, 2016
Today's Fairfax front pages from across the nation.


text:
A Massachusetts developer has recently secured millions of dollars through two Rhode Island-based banks for the financing of a several properties in the Bay State. more
By Eli Sherman
Despite strengthening its asset quality, Washington Trust Bancorp Inc. on Monday reported net income falling 3.1 percent to $10.2 million in this year's third quarter, a drop it attributes largely to stiff competition in the lending market. more
By Eli Sherman
To the Editor: I read with great interest Massachusetts Bankers President Dan Forte's comments on the credit union industry and must set the record straight. The bulk of Forte's comments surround the issue of credit unions being … more
The yearly count of SBA-backed loans came out last week, and the picture it paints is not a pretty one. From before the Great Recession, through its depths and now in the Ocean State's weak recovery, it is clear that less and less capital … more
Jack Grant, a Bryant University senior, recently researched whether or not to invest in Microsoft for the university's Archway Investment Fund. He found the tech giant wanting. Grant, 21, of Rocky Hill, Conn., an accounting major, has … more
By Patricia Daddona | firstname.lastname@example.com | 10/15/15
Debt is a dual-edged sword. For some, it is the bane of economic health. And yet in business, as in personal finance, taking on debt often finances growth, acquisition and activity. Think of mortgages to buy homes or loans to develop a commercial … more
Bank of America Corp. CEO Brian T. Moynihan said that even if Wall Street reforms were scaled back by politicians, he wouldn't change how he runs the company, including the extra capital the firm holds. more
By Hugh Son
The Citizens Bank Foundation has awarded six neighborhood projects in Pawtucket and Central Falls a total of $40,000 through its Growing Communities initiative. more
By Patricia Daddona
Reporting its 24th consecutive quarter with year-over-year revenue growth, Webster Financial Corp., parent of Webster Bank NA, on Thursday announced its third-quarter earnings, which included net income of $51.5 million, a 2.1 percent increase. Earnings per diluted share increased 1 cent to 54 cents. more
By Eli Sherman
Bank of America Corp. showed it could follow through on its plans to cut costs. Shares of the Charlotte, N.C.-based firm rose 0.8 percent to $15.64, the only gain in the 24-company KBW Bank Index. more
By Michael J. Moore and Hugh Son


text:
Chantelle Houghton
Television Personality + Glamour Model + Media Personality + Television Presenter + Columnist and Novelist
Born Aug 21, 1983
Chantelle Vivien Houghton is an English glamour model and television personality. She was the first 'non-celebrity' to feature in the Channel 4 reality TV show Celebrity Big Brother in 2006. She emerged as the winner of series 4, beating 0 celebrities… Read More
View newly released photos of Chantelle Houghton.
News + Updates
Browse recent news and stories about Chantelle Houghton.
Huey Morgan And The Fine Art Of The Tv WalkoutGuardian (UK) - Nov 05, 2013
Chantelle Houghton Takes Swipe At Alex Reid After He Admits To Not Knowing Where Daughter Dolly LivesDaily Mail (UK) - Mar 09, 2013
Chantelle Houghton Puts On A Brave Face As She Displays Sleek New Hairstyle At Ok Magazine PartyDaily Mail (UK) - Nov 28, 2012
Chantelle Houghton Wears A Bikini Five Months After Giving Birth As It Is Revealed She Wants Surgery To Slim DownDaily Mail (UK) - Nov 20, 2012
Learn about the memorable moments in the evolution of Chantelle Houghton.
1983 Birth Born on August 21, 1983.
2001 17 Years Old After various friends suggested she would make a good model, Houghton entered a 2001 competition run by a Motorcycle News magazine, and after winning it became a promotions girl. … Read More
2003 19 Years Old In 2003, she entered a Daily Star competition as a page three girl, which she did not win, but appeared once in the tabloid newspaper.
2005 21 Years Old She appeared as a Soccerette model on Sky TV's Soccer AM show, and worked for a lookalike agency, portraying Paris Hilton. In 2005 she competed in a Miss Greater London beauty pageant, where she lost to Jenny Velasquez who took the crown and went on to compete in Miss England. … Read More
2006 22 Years Old 2 More Events
Houghton announced her engagement to Preston on 11 April 2006. In an exclusive £300,000 deal each with OK!, they were married on 25 August 2006 at the Dartmouth House in Mayfair, London.
2007 23 Years Old The rumours of the final breakdown to their marriage were confirmed on 21 November 2007, when London's Reuters News Agency announced that Houghton had been granted a decree nisi at First Avenue House. … Read More
2008 24 Years Old After their honeymoon, the couple moved to Preston's flat in Brighton. In a later 2008 interview with Piers Morgan, Houghton admitted that Preston had told her one-month after the wedding that he had not wanted to marry her. The couple continued undertaking interviews for various magazines, with Houghton losing weight and colouring her hair brunette to look more like Preston's former fiancee Camille. Ten months later, on 27 June 2007 they announced in a joint statement that they were ending their marriage. "After much soul-searching and tearful discussions we have sadly decided to end our marriage," they said in the statement. "We hope we can always remain friends and still love each other but we both think we put so much pressure on one another to make our marriage work that it has ended up destroying our relationship. … Read More
2010 26 Years Old 1 More Event
On 24 August 2010, Houghton was the second housemate to enter the Ultimate Big Brother house behind winner of Big Brother 2010, Josie Gibson, to compete for "Ultimate Housemate". … Read More
2013 29 Years Old 1 More Event
In May 2013, she launched her own dating website for single parents.
2014 30 Years Old On 3 December 2014, Chantelle launched her own line of hair extension range called 'Chantelles'. … Read More
Original Authors of this text are noted on http://en.wikipedia.org/wiki/Chantelle_Houghton.
Text is made available under the Creative Commons Attribution-ShareAlike License.
Text is made available under the Creative Commons Attribution-ShareAlike License.


text:
More on UFC on Fuel TV 6 - Franklin vs. Le
Video Feed: UFC on Fuel TV 6 'Franklin vs. Le' Weigh-ins (5 a.m. ET/2 a.m. PT)
Friday's UFC on Fuel TV 6 weigh-ins can be viewed following the jump.
UFC on Fuel TV 6 Notebook: Forging a Legacy
By: Brian KnappRead More
Rich Franklin returns to the middleweight division, with hopes of one last run at the title.
UFC on Fuel TV 6 Prelims: 5 Reasons to Care
By: Mike WhitmanRead More
On Saturday, the Ultimate Fighting Championship will hold an event on Chinese soil for the very first time, when the Las Vegas-based promotion hosts...
UFC on Fuel TV 6 Preview
By: Tristen CritchfieldRead More
As the MMA world eagerly awaits the UFC welterweight title unification bout between Georges St. Pierre and Carlos Condit at UFC 154 next week,...
Kyung Ho Kang Injured, Alex Caceres Meets Motonobu Tezuka at UFC on Fuel TV 6
By: Mike WhitmanRead More
One Octagon debutant has been replaced by another at UFC on Fuel TV 6, as Motonobu Tezuka steps in for an injured Kyung Ho Kang to face Alex...
David Mitchell-Hyun Gyu Lim Completes 10-Fight UFC on Fuel TV 6 Bill in Macau
By: Mike WhitmanRead More
Welterweights David Mitchell and Hyun Gyu Lim will square off at UFC on Fuel TV 6, completing the event's 10-fight bill.
With Bout Against Takanori Gomi Set, Mac Danzig Focused on Going from Good to Great
By: Sherdog.com StaffRead More
Mac Danzig will travel across the world this fall to fight Takanori Gomi, and while he might not be looking forward to the flight, he loves the...
'Stun Gun' Kim-Thiago, Danzig-Gomi, 3 More Bouts Official for UFC on Fuel TV 6
By: Mike WhitmanRead More
A handful of new matchups are now set for UFC on Fuel TV 6, promotion officials recently announced, as Dong Hyun Kim meets Paulo Thiago and Mac...
Mizugaki-Hougland, Urushitani-Lineker Shifted to UFC on Fuel TV 6 in Macau
By: Mike WhitmanRead More
Two more bouts have been transplanted as a result of UFC 151's cancellation, as bantamweights Takeya Mizugaki and Jeff Hougland and flyweights...
UFC on Fuel TV 6 Update: Tom DeBlass Drops to Middleweight, Faces Riki Fukuda in Macau
By: Mike WhitmanRead More
Tom DeBlass will make his middleweight debut Nov. 10 against Riki Fukuda at UFC on Fuel TV 6.


text:
Thanks a bunchNovember 28,2012
Thanks a bunch
First of all I would like to thank Green Mountain Power for destroying the Lowell Mountain range that we as hunters have cherished in the past. For the last 15 years I have hunted with my family on the Albany side of this mountain. This is the first year that I felt like I was sitting beside the Burlington airport.
I have always considered a bad day of hunting was better than a good day of work. That used to be a joke until today, Nov. 23, there was more noise in my tree stand than at work. I run heavy equipment. I am 48 years old when I left my stand today I had tears in my eyes trying to determine where I will hunt in the next coming years. All my time and effort, destroyed.
Leonard Thompson
AlbanyMORE IN LettersThe people of Washington County are very fortunate to have Bill Doyle as their state senator. Full StoryI would like to make everyone aware of the type of representative Tommy Walz of Barre really is. Full StoryCarl Etnier is running for House as a Progressive, seeking to represent Middlesex and East... Full Story
- Most Popular
- Most Emailed


text:
BASF Bay Area Minority Law Student ScholarshipThe Bar Association of San Francisco
Bay Area Minority Law Student Scholarship Program
ATTN: Raquel Cabading, Director
465 California Street, Ste. 1100
San Francisco, CA 94104-1826
Phone: 415-782-9000 x8705
Financial assistance provided to qualified students from minority groups underrepresented in law schools.
Deadline: Application available in Spring


text:
Butch Jones has given a beleaguered Tennessee fan base reason to believe again.
There's a renewed energy surrounding the program. Recruiting is going like gangbusters, and the Vols have been crisp, disciplined and opportunistic in their first two games of the Jones era, including a 52-20 clubbing of Bobby Petrino and Western Kentucky last weekend.
After four losing seasons in the last five years, there are telltale signs that Tennessee may finally be wresting itself from football exile.
But this weekend may be more about survival for the Vols and simply coming out in one piece.
Their trip to No. 2-ranked Oregon is the start of one of the most brutal stretches in college football this season.
"All we know is we're the only people who think we're going to win," Tennessee senior offensive tackle Ja'Wuan James said. "That's all we need."
It would rank up there among the more shocking upset wins in Tennessee history. The Vols are nearly a four-touchdown underdog, but seem to be embracing the fact that nobody is giving them a chance.
"There's no pressure," Tennessee senior linebacker Dontavis Sapp said. "They're the No. 2 team in the country, but who cares? It's just a number."
The Vols have lost 16 straight games to nationally ranked foes and last won against a ranked opponent in 2009 (No. 21 South Carolina). Overall, they've lost 22 of their last 23 games against ranked teams going back to the beginning of Phillip Fulmer's final season in 2008.
It's been a long, hard fall on Rocky Top. But regardless of what happens this Saturday on the West Coast, there's real hope about the future.
"I think it can definitely shed some light on us and how we've progressed from maybe last year to this year," Tennessee junior quarterback Justin Worley said.
Simply slowing down Oregon will be a monumental task for the Vols, who forced seven turnovers last week against Western Kentucky. The Ducks have scored 125 points, racked up 57 first downs and totaled 1,329 yards (on just 140 plays) in their first two games.
Not only are they super productive, but they run their offense at the speed of light.
The Ducks have run one play every 17 seconds this season and have had at least seven touchdown drives that have lasted two minutes or less in each of their first two games.
"They're going to make their plays. That's what they do," Tennessee linebacker Brent Brewer said. "We just can't let one turn into several."
One of the things that has been so disheartening for Tennessee fans over the last few years is that the Vols have tended to wilt in tough situations or whenever they found themselves on the wrong end of a big play.
As much as anything, Jones wants to see how this team responds when things don't go well, not only this Saturday, but over the next several weeks.
After the trip to Oregon comes a trip to Florida, and Georgia, South Carolina and Alabama are also on the docket before the end of October.
"It's going to be a great challenge, but we'll find out more about where we're at," Jones said. "It is what it is, but we need to focus on preparation for this week and playing winning football.
"You look at the overall nature of our schedule this year. Like I told you, some people said it's the most difficult schedule in the history of college football, and that's why I keep talking about competing for ourselves, championship habits, focusing on the process and being able to stand and persevere and show great resiliency."


text:
FREE! for a limited time. The discreet version of Shower Jerk has sold many more bottles than the labeled version. So, to balance stock, we are giving away bottles of Shower Jerk to first-time customers. You pay for shipping. Limited time offer. One bottler per customer. Order Now!
Water-Activated Lube
Stays on & stays slippery in water.
Shower Jerk is a water-activated personal lubricant.
It has been designed solely for use in water & wet environments.
Other lubricants, including other silicones, wash off or quickly degrade in water. Shower Jerk does the opposite; it gets more slippery as you add more water.
Stop using soap. Graduate to a product designed to enhance your pleasure in the shower, bath or hot tub.
Buy Now


text: Conterno Fantinoresults 1-2 of 2 Conterno Fantino, founded in 1982, testifies to the talent and vision of Claudio Conterno, vineyard manager and co-proprietor, and his friend and partner, Guido Fantino, who styles the wines. Like Claudio and Guido themselves, tradition and innovation are close friends at Conterno Fantino. French oak barriques and new wood marry Piedmont's own, blockbuster structure, opulent, tightly knit texture, magnificent tannins and rich, layered flavors. Today, the property comprises 64 acres under vine, but Conterno Fantino's initial nucleus dates back to the 1800s. In 1989, Guido and Claudio acquired terrain and built a state-of-the-art new winery inaugurated in 1994. This location is scenically set, dominating the most ancient section of Monforte and overlooked by the majestic sweep of the Alps. The subsequent thirteen years continued in the same vein: cru by cru, for the fullest, most faithful expression of individual terroirs. Conterno Fantino's initial nucleus is the cru Ginestra: a historical one for Barolo, documented as far back as the 1800s. In 1989, Guido and Claudio acquired terrain from the nearby area of Bricco Bastia, within the commune of Monforte d'Alba. The newest generation has joined the winery in the form of Guido's children. Fabio Fantino, an enologist, works side by side with his father styling the wines while Elisa handles PR and marketing. Sort by:ProducerVintagePrice: Low to HighPrice: High to LowPopularityRating Conterno Fantino Barbera Vignota 750ml Sku: 9751 Reg. $27.99 Conterno Fantino Dolcetto d'Alba 750ml Sku: 11494 Reg. $21.99 1


text:
|Publication number
|Publication type
|Application number
|Publication date
|Mar 18, 2003
|Filing date
|Apr 9, 2001
|Priority date
|Apr 9, 2001
|Fee status
|Publication number
|Bo Jin
|Original Assignee
|Cypress Semiconductor Corp.
|Export Citation
|BiBTeX, EndNote, RefMan
|Patent Citations (8), Non-Patent Citations (4), Referenced by (36), Classifications (8), Legal Events (7)
|External Links: USPTO, USPTO Assignment, Espacenet
1. Field of the Invention
This invention relates to semiconductor memory device fabrication, and more particularly to an improved Static Random Access Memory (SRAM) cell design and method of manufacture.
2. Description of the Related Art
The proliferation of computers and other microprocessor-based devices has contributed to an increasing demand for semiconductor memory. Microprocessors are present not only in computers, but in a diverse range of products including automobiles, cellular telephones and kitchen appliances. A conventional microprocessor executes a sequence of instructions and processes information. Frequently, both the instructions and the information reside in semiconductor memory. Therefore, an increased requirement for memory has accompanied the microprocessor boom.
There are various types of semiconductor memory, including Read Only Memory (ROM) and Random Access Memory (RAM). ROM is typically used where instructions or data must not be modified, while RAM is used to store instructions or data which must not only be read, but modified. ROM is a form of non-volatile storage—i.e., the information stored in ROM persists even after power is removed from the memory. On the other hand, RAM storage is generally volatile, and must remain powered-up in order to preserve its contents.
A conventional semiconductor memory device stores information digitally, in the form of bits (i.e., binary digits). The memory is typically organized as a matrix of memory cells, each of which is capable of storing one bit. The cells of the memory matrix are accessed by wordlines and bitlines. Wordlines are typically associated with the rows of the memory matrix, and bitlines with the columns. Raising a wordline activates a given row; the bitlines are then used to read from or write to the corresponding cells in the currently active row. Memory cells are typically capable of assuming one of two voltage states (commonly described as "on" or "off"). Information is stored in the memory by setting each cell in the appropriate logic state. For example, to store a bit having the value 1 in a particular cell, one would set the state of that cell to "on;" similarly, a 0 would be stored by setting the cell to the "off" state. (Obviously, the association of "on" with 1 and "off" with 0 is arbitrary, and could be reversed.)
The two major types of semiconductor RAM, Static Random Access Memory (SRAM) and Dynamic Random Access Memory (DRAM), differ in the manner by which their cells represent the state of a bit. In an SRAM, each memory cell includes transistor-based circuitry that implements a bistable latch. A bistable latch relies on transistor gain and positive (i.e. reinforcing) feedback to guarantee that it can only assume one of two states—"on" or "off." The latch is stable in either state (hence, the term "bistable"). It can be induced to change from one state to the other only through the application of an external stimulus; left undisturbed, it will remain in its original state indefinitely. This is just the sort of operation required for a memory circuit, since once a bit value has been written to the memory cell, it will be retained until it is deliberately changed.
In contrast to the SRAM, the memory cells of a DRAM employ a capacitor to store the "on"/"off" voltage state representing the bit. A transistor-based buffer drives the capacitor. The buffer quickly charges or discharges the capacitor to change the state of the memory cell, and is then disconnected. Ideally, the capacitor then holds the charge placed on it by the buffer and retains the stored voltage level.
DRAMs have at least two drawbacks compared to SRAMs. The first of these is that leakage currents within the semiconductor memory are unavoidable, and act to limit the length of time the memory cell capacitors can hold their charge. Consequently, DRAMs typically require a periodic refresh cycle to restore sagging capacitor voltage levels. Otherwise, the capacitive memory cells would not maintain their contents. Secondly, changing the state of a DRAM memory cell requires charging or discharging the cell capacitor. The time required to do this depends on the amount of current the transistor-based buffer can source or sink, but generally cannot be done as quickly as a bistable latch can change state. Therefore, DRAMs are typically slower than SRAMs. DRAMs offset these disadvantages by offering higher memory cell densities, since the capacitive memory cells are intrinsically smaller than the transistor-based cells of an SRAM.
As microprocessors have become more sophisticated, greater capacity and speed are demanded from the associated memory. SRAMs are widely used in applications where speed is of primary importance, such as cache memory supporting the Central Processing Unit (CPU) in a personal computer. Like most semiconductor devices, SRAMs are fabricated en masse on semiconductor wafers.
Fabrication of a metal-oxide-semiconductor (MOS) integrated circuit involves numerous processing steps. A gate dielectric, typically formed from silicon dioxide ("oxide"), is formed on a semiconductor substrate which is doped with either n-type or p-type impurities. Conductive regions and layers of the device may be isolated from one another by an interlevel dielectric. For each MOS field effect transistor (MOSFET) being formed, a gate conductor is formed over the gate dielectric, and dopant impurities are introduced into the substrate to form a source and drain. Frequently, the integrated circuit will employ a conducting layer to provide a local interconnect function as well. A pervasive trend in modern integrated circuit manufacture is to produce transistors that are as fast as possible and thus have feature sizes as small as possible. Many modern day processes employ features, such as gate conductors and interconnects, which have less than 1.0 μm critical dimension. As feature size decreases, the sizes of the resulting transistor and the interconnect between transistors also decrease. Fabrication of smaller transistors allows more transistors to be placed on a single monolithic substrate, thereby allowing relatively large circuit systems to be incorporated on a single, relatively small die area.
However, integrated circuits become increasingly difficult to manufacture as their dimensions are reduced. Integrated circuits with complex geometries may be particularly difficult to manufacture as dimensions are reduced. Consequently, integrated circuit designs without complex geometries are preferable. Further, reducing the number of steps in an integrated circuit's manufacturing process flow is desired. Reducing the number of processing steps often results in higher profits. Clearly, it would be desirable to have an improved circuit design and method of manufacture to facilitate fabrication of smaller and faster SRAMS.
The problems outlined above may be addressed by an improved circuit design and method of fabrication disclosed herein for an integrated circuit, specifically a semiconductor memory device. In the embodiments considered herein, the semiconductor memory device is a static random access memory (SRAM) device, but it is believed that principles disclosed herein are applicable to other types of integrated circuits as well. For example, any device requiring local interconnection of multiple active regions and gates may be suitable.
A memory cell is disclosed herein including a series of four substantially oblong parallel active regions. The active regions are arranged such that the inner active regions comprise source/drain regions for p-channel transistors, while the outer active regions comprise source/drain regions for n-channel transistors. Substantially oblong polysilicon structures may be arranged above and substantially perpendicular to the active regions. Substantially oblong local interconnects may also be arranged above and substantially perpendicular to the active regions. Each active region may include source/drain regions for no more than two transistors. Source/drain contacts to the source/drain regions of the transistors may include at least one shared contact, such that the shared contact is connected to a polysilicon structure as well as an inner source/drain region. A shared contact may be connected to a source/drain contact using a local interconnect. In an embodiment, the local interconnect is dielectrically spaced above the substrate. In an alternate embodiment, the local interconnect may have an upper surface substantially commensurate with the upper surface of at least one respective contact.
A memory cell including six transistors with gates that are substantially parallel to one another is also disclosed. Three of the gates are arranged along a first axis, and the other three are arranged along a second axis parallel to the first axis. Two of the gates along an axis may be arranged within a single polysilicon structure. Of these two, one may be a gate for a p-channel transistor and the other may be a gate for an n-channel transistor. The third gate along an axis may be arranged within another polysilicon structure. This second polysilicon structure may be electrically coupled to a respective local wordline. Each of the two local wordlines may be electrically coupled to a global wordline, which in an embodiment comprises metal. Also included in the memory cell may be a shared contact arranged between the axes and in contact with a source/drain region of a p-channel transistor along one axis and a polysilicon structure along the other axis. In an embodiment, the memory cell may also include an active region substantially perpendicular to the axes and electrically coupled to a bitline where the bitline extends across the entire length of the memory cell. The bitline may be substantially parallel to the active region, and the length of the bitline may be less than a third of the width of the cell.
In an embodiment, a memory cell is disclosed having substantially oblong active regions arranged substantially in parallel with one another within a semiconductor substrate. The memory cell also has multiple local interconnects arranged above and substantially perpendicular to the active regions, where the interconnects are also substantially oblong and in parallel with one another. In an embodiment, the memory cell may also include substantially square local interconnects such that all interconnects are either substantially oblong or substantially square. In an embodiment, the memory cell may also include a shared contact that is electrically coupled to an active region and a polysilicon structure abutting said active region.
Also disclosed herein is a method of fabricating a memory cell including forming substantially oblong active regions arranged substantially in parallel with one another within a semiconductor substrate. The method also includes forming substantially oblong local interconnects arranged above the semiconductor substrate where the interconnects are substantially in parallel with one another and substantially perpendicular to the active regions. In an embodiment, forming the local interconnects may include etching a trench through a dielectric material and depositing a conductive material into the trench. The method may include forming substantially oblong polysilicon structures arranged above the semiconductor substrate where the polysilicon structures are substantially in parallel with one another and substantially perpendicular to the active regions. Forming the polysilicon structures may include forming an access polysilicon structure for each of two access transistor gates within the memory cell, where the access polysilicon structures do not extend across the entire memory cell. In an embodiment, forming the memory cell may include forming a global wordline, where the wordline is dielectrically spaced above the active regions and where the wordline is electrically coupled to the access polysilicon structures.
The improved circuit design and method of fabrication disclosed herein may provide numerous advantages. This circuit design may be improved because the memory cell layout may allow the features to be arranged in such a way as to minimize cell size. Another advantage of the improved circuit design is the substantially parallel features that reduce manufacturing complexities, particularly in photolithography. As a result of the substantially parallel layout, reducing feature sizes to increase device speeds and/or to minimize memory cell size may be facilitated. In addition, the substantially parallel layout may change the aspect ratio of the memory cell such that the bitlines may be reduced in length, thus advantageously decreasing bitline resistivity and increasing memory cell performance. Furthermore, this circuit design may be improved because of the symmetrical the layout design, which may improve noise margins. Yet another advantage of the improved circuit design is the elimination of polysilicon wordlines that traverse the entirety of the memory cell. Elimination of such polysilicon wordlines may minimize cell size by reducing the density of features required on the polysilicon layer of the cell. Reducing the amount of polysilicon in the wordlines may also result in increased use of a metal layer to perform the wordline function, thus advantageously decreasing wordline resistivity and increasing memory cell performance. A further advantage of the improved circuit design is that the improved polysilicon layer may partially perform local interconnecting functions. Therefore, the subsequent local interconnect layer may be greatly simplified and the local interconnects may also be arranged substantially in parallel. The improved layout may further enable the use of a trench local interconnect layer, thus reducing the number of processing steps.
Other objects and advantages of the invention will become apparent upon reading the following detailed description and upon reference to the accompanying drawings in which:
FIG. 1 shows the transistor configuration of an embodiment of an improved SRAM memory cell;
FIG. 2 represents a layout of the active regions and polysilicon structures for the embodiment of FIG. 1; and
FIG. 3 represents a layout of the local interconnect for the regions and structures shown in FIG. 2.
While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof are shown by way of example in the drawings and will herein be described in detail. It should be understood, however, that the drawings and detailed description thereto are not intended to limit the invention to the particular form disclosed, but on the contrary, the intention is to cover all modifications, equivalents and alternatives falling within the spirit and scope of the present invention as defined by the appended claims.
A circuit diagram for an improved double wordline SRAM memory cell is shown in FIG. 1. Generally stated, SRAM memory cells may be formed by interconnecting two CMOS inverters together so that the input of a first inverter is tied to the output of a second inverter and vice versa to form a positive feedback orientation. Such configuration of two inverters is commonly referred to as a bi-stable latch as described above. The inverters include transistors commonly referred to as latch transistors. In the embodiment of FIG. 1, transistors 2 and 5 form the first inverter, transistors 3 and 6 form the second inverter, the node representing the input of the first inverter is labeled 12, and the node representing the input of the second inverter is labeled 11. Thus, the memory cell 10 comprises four latch transistors 2, 3, 5, and 6 and two access transistors 1 and 4, each of which has a drain, source and gate. The latch transistors 2, 3, 5, and 6 include a pair of n-channel pull-down transistors 2 and 3 and a pair of p-channel load transistors 5 and 6.
The inverters are connected as follows to form the bi-stable latch of FIG. 1. A drain 2 d of pull-down transistor 2 is coupled to a drain 5 d of load transistor 5 at node 11 and a drain 3 d of a pull-down transistor 3 is coupled to a drain 6 d of load transistor 6 at node 12. These nodes 11 and 12 store opposite logic states (i.e., one is a logic "1" while the other is a logic "0"). Sources 5s and 6s of transistors 5 and 6 are coupled to a common power line 13 (hereinafter referred to as a "Vcc line") while sources 2 s and 3 s of pull-down transistors 2 and 3 are coupled to a common ground line 14 (hereinafter referred to as a "Vss line"). Gates 2 g and 5 g of transistors 2 and 5 are coupled together and connected to the node 12 and gates 3 g and 6 g of transistors 3 and 6 are coupled together and connected to node 11.
Such interconnections create positive feedback, which allows the memory cell to store data as either a "high" or "low" input (i.e., a logic "1" or "0"). Data is stored in these memory cells during a "write cycle" and that data is subsequently read during a "read" cycle. The n-channel access transistors 1 and 4 are coupled to the memory cell 10 to allow communication between the cell 10 and an external device through a pair of complementary bitlines 15 and 16. With respect to the access transistors 1 and 4, each source 1 s and 4 s is coupled to nodes 11 and 12, respectively. A drain 1 d of access transistor 1 is coupled to a bitline 16, referred to as "Bit," which operates as a data line to read data from and write data into the memory cell 10. A drain 4 d of a second access transistor 4 is similarly coupled to a complementary bitline 15 called "/Bit," In addition, both gates 1 g and 4 g are coupled to wordline 17.
Applying a positive voltage to the wordline 17 turns on both access transistors 1 and 4, thus accessing memory cell 10. This allows one of the two bitlines 15 and 16 to sense the contents of the memory cell 10 based on the voltage at either node 11 or 12. For example, if node 11 is at a high (Vcc) voltage and node 12 is at the ground potential (Vss), when the wordline 17 is brought to a high voltage, the pull-down transistor 3 and the access transistor 4 are both turned on and will thus pull the bitline "/Bit" 15 down toward the ground potential Vss. Moreover, the load transistor 5 and the access transistor 1 are also tuned on; thus the bitline "Bit" 16 will be pulled up towards the Vcc potential. Thus the state of the cell 10 (either "1" or "0") can be determined by sensing the difference in potential between the bitlines 15 and 16.
Conversely, writing a "1" or a "0" into the cell 10 can be accomplished by forcing the bitline 15 or the bitline 16 to either Vcc or Vss and then raising the wordline 17. The potential placed on either the bitline "/Bit" 15 or the bitline "Bit" 16 will then be transferred to the node 11 or 12, respectively, forcing the cell 10 into either a corresponding "1" state or a "0" state.
Shown in FIG. 2 is an embodiment of a layout 20 that may be used to form in silicon the memory cell 10 represented in FIG. 1. (Elements appearing in more than one figure retain the same item numbers throughout the figures.) FIG. 2 presents a top-down view of an exemplary memory cell layout 20. Layout 20 illustrates the active regions, isolation regions, polysilicon structures, and contact structures that may be used to form the typical metal oxide semiconductor (MOS) transistors, NMOS and PMOS, used in a typical CMOS SRAM. In the embodiment of FIG. 2, NMOS transistors 1-4 are formed within active regions 21 and 24, and PMOS transistors 5 and 6 are formed within active regions 22 and 23. The active regions are formed within a semiconductor substrate. The semiconductor substrate may preferably be a silicon substrate doped n-type and p-type in the vicinity of the p-channel transistors and the n-channel transistors, respectively. More specifically, the semiconductor substrate may include n-type and p-type well regions formed in a monocrystalline silicon substrate, or in an epitaxial silicon layer grown on a monocrystalline silicon substrate.
Active regions, i.e., areas where active transistors are to be formed, are labeled 21-24 and are arranged side-by-side and substantially parallel to each other. Diffusion regions are also to be formed within the active regions 21-24. For example, diffusion regions may be lightly doped drain regions and heavily doped source/drain regions formed in active regions adjacent to the transistor gate structures. Dielectric isolation regions such as 29 and 30 separate active regions from one another. Isolation regions may be formed by a number of techniques such as shallow trench isolation (STI), recessed oxide isolation (ROI), or local oxidation of silicon (LOCOS). Isolation regions may therefore be field oxide regions, which serve to isolate separate active regions on the semiconductor layer from one another.
In the embodiment of FIG. 2, NMOS active regions 21 and 24 are utilized for the formation of two transistors each, a pass transistor and a latch transistor. Polysilicon structures 25 and 27 are arranged above active region 21 to form gates of pass transistor 1 and latch transistor 2, respectively. Similarly, above active region 24, polysilicon structures 28 and 26 are arranged to form gates of pass transistor 4 and latch transistor 3, respectively. Consequently, active regions 21 and 24 each have two gate conductors arranged above them. In this embodiment, no active region has more than two gate conductors arranged above it, and therefore no active region forms more than two transistors.
In the embodiment of FIG. 2, the active regions are substantially oblong, and in some cases may be substantially rectangular as well. For example, PMOS active regions, such as active regions 22 or 23 shown in FIG. 2, may have a length that is substantially constant across the width of the region, as well as a width that is substantially constant along the length of the region. However, if an NMOS active region is forming an access transistor and a latch transistor, it may have some variation in width although the length may be substantially constant across the width of the region. For example, active regions 21 and 24 as shown in FIG. 2 are each forming access transistors 1 and 4, respectively, and latch transistors 2 and 3, respectively. By design, access transistors frequently have widths that are smaller than those of adjacent latch transistors. The active region is thus designed to ensure the stability of the SRAM. This design feature is commonly referred to as the "beta ratio." A beta ratio is defined as the width of the latch transistor divided by the width of the pass transistor. To ensure circuit stability, the beta ratio should be >1. In an embodiment, the beta ratio is approximately 1.5. Therefore, in an embodiment, the width of the access transistor is approximately ⅔ the width of the latch transistor. Consequently, an NMOS active region may be considered to be substantially oblong if the length of the region is substantially constant and if the width of the region varies by approximately ⅓ or less along the length of the region. Further, an NMOS active region may be considered to be substantially oblong if the length of the region is substantially constant and the width of the region by design varies only with the respective widths of the access and latch transistors. In an embodiment, "substantially oblong" may refer to any region or structure having a length that is greater than or equal to approximately three times its maximum width. Active regions as described above are oblong with respect to, for example, the markedly "L-shaped" regions formed in layouts for which two transistors are arranged at right angles to each other.
Each transistor includes a gate electrode formed above an active region, arranged between a pair of source/drain regions, and separated from the substrate by a relatively thin dielectric. In a preferred embodiment, gate electrodes are arranged within polysilicon structures 25-28 to form transistors 1-6 as shown in FIG. 2. The polysilicon may be deposited by, for example, using chemical vapor deposition (CVD) of silicon from a silane source. However, the gate electrodes may comprise any suitable conductive material such as polysilicon, aluminum, or copper. Therefore structures 25-28 are not limited to polysilicon. For example, the gate electrodes may include multiple layers of material, such as a doped polysilicon and a silicide. A silicide may be formed from a polysilicon layer upon which a layer of refractory metal such as cobalt or titanium has been formed. Upon heating the refractory metal, a reaction between the polysilicon and the cobalt or titanium may result in the formation of a silicide such as cobalt silicide or titanium silicide. In an embodiment, the width of the gate electrode (or channel length of the transistor) may be approximately 0.12 microns, but may also be larger or smaller depending on the transistor that is being formed.
Many SRAMs are single wordline cells, meaning that there is only one local wordline arranged within each cell. It therefore follows that a double wordline cell has two local wordlines arranged within each cell. The two local wordlines are coupled either within the cell or outside the cell. Frequently, single wordline cells and double wordline cells have some similarities. Both cells may have wordlines that are polysilicon and that extend continuously from one side of the cell to the other. However, the embodiment of FIG. 2 presents a split double wordline cell. That is, the local wordlines of the embodiment of FIG. 2 do not extend continuously from one side of the memory cell to the other. For example, polysilicon structures 25 and 28 each comprise local wordlines and each couples to global wordline 17 (not shown). However, neither polysilicon structure extends continuously from one side of the memory cell to the other. Thus, polysilicon structures 25 and 28 are coupled together and to global wordline 17 outside of cell layout 20. Polysilicon structures 25 and 28 are coupled such that they rise and fall in potential together.
The split double wordline of the embodiment of FIG. 2 may allow the memory cell size to be reduced while also improving memory cell performance. Each wordline-coupled polysilicon structure 25 and 28 may be electrically coupled to a polysilicon structure arranged within an immediately adjacent cell. However, an entire row of memory cells would not be coupled together by one or two continuous polysilicon wordlines as is frequently found in SRAM circuits. For example, a continuous conductive wordline is frequently formed when the gate electrodes are formed. Because this type of continuous wordline is eliminated in the embodiment of FIG. 2, the density of the features required by the polysilicon layer of the memory cell is reduced. Consequently, the die size required to accommodate the polysilicon layer may be reduced, and the layout of the remaining polysilicon features may be improved to provide a more manufacturable memory cell. Further, the performance of the memory cell may be improved, as memory cell addressing times may no longer be limited by the resistivity of continuous polysilicon wordlines. As noted above, split local wordline polysilicon structures 25 and 28 are each electrically coupled to the global wordline 17. Except for those areas where global wordline 17 is electrically coupled to polysilicon structures 25 and 28, global wordline 17 may be a metal dielectrically spaced from the polysilicon structures.
Conductive regions and layers of the memory cell may be isolated from one another by dielectrics. Examples of dielectrics may include silicon dioxide (SiO2), tetraethylorthosilicate glass (TEOS), silicon nitride (SixNy), silicon oxynitride (SiOxNy(Hz)), and silicon dioxide/silicon nitride/silicon dioxide (ONO). The dielectrics may be grown or may be deposited by physical deposition such as sputtering or by a variety of chemical deposition methods and chemistries such as chemical vapor deposition. Additionally, the dielectrics may be undoped or may be doped, for example with boron, phosphorus, boron and phosphorus, or fluorine, to form a doped dielectric layer such as borophosphosilicate glass (BPSG), phosphosilicate glass (PSG), and fluorinated silicate glass (FSG).
The coupling of global wordline 17 to the gates of access transistors 1 and 4 may require the use of contacts 17 c 1 and 17 c 4, respectively, as shown in FIG. 2. At various stages in the fabrication of semiconductor devices, it may be necessary to form openings in a dielectric layer to allow for contact to underlying regions or layers. Generally, an opening through a dielectric exposing a diffusion region or an opening through a dielectric layer between polysilicon and an interconnect or first metal layer is called a "contact opening" or a "contact hole." If the opening is substantially oblong, it may be referred to as a "trench." An opening in other dielectric layers such as an opening through an intermetal dielectric layer is commonly referred to as a "via." For purposes of this disclosure, henceforth "contact opening" may be used to refer to a contact opening and/or a via. Similarly, "trench" may be used to refer to any substantially oblong contact opening and/or via. A contact opening or trench may expose a diffusion region within the silicon substrate such as a source or drain, or may expose some other layer or structure such as an underlying metallization layer, a local interconnect layer, or a gate structure. Conductive contact structures may be formed above the source/drain regions, and interconnects may overlie the contact structures and may connect neighboring contact structures. These contact structures to diffusion regions may be isolated from an adjacent gate structure by a dielectric spacer. The dielectric spacer may also isolate the gate from the diffusion region.
Contacts 17 c 1 and 17 c 4 could be used to electrically couple polysilicon structures 25 and 28, respectively, to a dielectrically spaced global wordline 17. Because global wordline 17 is dielectrically spaced, it may be metal. Metal global wordlines have significantly lower resistivity than the polysilicon global wordlines or the silicided global wordlines used in some memory cells. For example, the Rs of polysilicon is approximately 50 ohms/square and the Rs of silicide is approximately 20 ohms/square. However, metals have Rs values that are significantly smaller, for example, less than approximately 0.2 ohms/square. Consequently, metal global wordlines have significantly lower resistivities than polysilicon or silicide global wordlines. Therefore, metal global wordlines may be much longer than global wordlines of polysilicon or silicide, yet still have lower resistivities. As such, metal global wordlines may significantly reduce memory cell addressing times.
For example, in the embodiment of FIG. 2, the cell aspect ratio is approximately 1:3.5. An aspect ratio as used herein generally describes the ratio between the height and width of a semiconductor feature. In the case of the cell aspect ratio, the ratio is taken between the height of the memory cell and the width of the memory cell. That is, the memory cell of the embodiment of FIG. 2 has a width (along the wordline direction) that is approximately 3.5 times its height (along the bitline direction). Further, the global wordline traversing the memory cell of the embodiment of FIG. 2 is longer than, for example, a global wordline of a memory cell with an equivalent area and an aspect ratio of 1:1. However, despite being longer, the metal global wordline of the cell of FIG. 2 would have a lower resistance than a polysilicon or silicide global wordline of a memory cell with a 1:1 aspect ratio due to the much lower metal Rs value. Further, the bitline traversing the memory cell of the embodiment of FIG. 2 would be shorter than the bitline of a cell with an equivalent area and an aspect ratio of 1:1. Consequently, the embodiment of FIG. 2 may provide significantly faster memory cell addressing times.
A double wordline may advantageously simplify cell layout by allowing all transistor gates to be arranged substantially parallel to one another. Such arrangement may eliminate active regions that are arranged one perpendicular to another and/or continuous active regions that have 90 degree "knees." Furthermore, double wordlines may also eliminate similar arrangement of the polysilicon structures. Thus, the double wordlines may facilitate the use of substantially oblong features for the active regions and the polysilicon structures. That is, the active regions may be arranged substantially parallel to one another, and the polysilicon structures may also be arranged substantially parallel to one another. Such arrangement may facilitate the future reduction of critical dimensions(CDs) for these layers since eliminating complicated geometries aids manufacturability for the photolithography process, as discussed above.
If active regions are arranged such that complex geometries are eliminated, it follows that the isolation regions are also arranged such that complex geometries are eliminated. Elimination of complex geometries may also reduce manufacturing complexities for other manufacturing processes. For example, a shallow trench isolation process ("STI") is more robust with the elimination of complex geometries. Shallow trench isolation is primarily used for isolating active regions, and is rapidly replacing local oxidation of silicon, or LOCOS, isolation structures. STI processes do not exhibit the lateral extension of oxide into the active region of the device, known as the "bird's beak", that is common with LOCOS processes. In contrast to a LOCOS process, the STI process involves patterning the semiconductor substrate, etching shallow trenches into the substrate, filling the trenches with dielectric, and removing the dielectric from the substrate so that the remaining dielectric has an upper surface approximately commensurate with the upper surface of the semiconductor substrate. That is, the STI process results in an essentially planar upper surface. Thus, STI processes further enable the reduction of CDs for polysilicon structures. For example, photolithography processes require substantially planar upper surfaces to pattern sub-micron features due to the very small depth of focus. Thus, STI processes may enable production of smaller, and therefore faster, transistors. However, the STI process is also more robust if the geometry is not complex. As geometries continue to shrink, the STI geometry also shrinks thus making the required patterning, etching, and dielectric fill more difficult. If the STI geometry is complex, the required processing may be much more difficult. Thus, simplified STI geometries are preferred.
Turning now to FIG. 2, bitline "Bit" 16 is coupled to the drain of transistor 1 by contact 16 c, while bitline "/Bit" 15 is coupled to the drain of transistor 4 by contact 15 c. The sources of transistors 2 and 3 are coupled to Vss by contacts 14 c 2 and 14 c 3, respectively, while the sources of transistors 5 and 6 are coupled to Vcc by contact 13 c 5 and 13 c 6, respectively. Bitlines 15 and 16, Vcc 13, and Vss 14 are also dielectrically spaced from the polysilicon structures. The bitlines, Vss, and Vcc may be contacted to each memory cell using what is commonly referred to as the first metal layer. The "first metal layer" refers to the first conductive layer above the local interconnect layer, and may be a misnomer in those cases where the local interconnect layer utilizes a metal.
Contact regions 31-34 as shown in FIG. 2 may be used for the local interconnections of gates and drains as described in the discussion of FIG. 1 above. Many types of contacts may be used; e.g., self-aligned contacts (SAC) or shared contacts may be used. Further, contacts may be substantially rectangular or substantially square. For example, SAC may be substantially square. Contacts 31 and 34 represent openings in the dielectric that expose portions of active regions 21 and 24, respectively. In particular, contact 31 allows for a contact to the source of transistor 1 and the drain of transistor 2 and contact 34 allows for contact to the source of transistor 4 and the drain of transistor 3. Contacts 32 and 33 represent openings in the dielectric, which expose portions of active regions 22 and 23, respectively, as well as exposing portions of polysilicon structures 26 and 27, respectively. As such, contacts 32 and 33 are shared contacts. That is, contacts 32 and 33 allow for contact not only to diffusion regions, but also to polysilicon structures. For example, as shown in FIG. 2, contact 32 allows for a contact to the drain of transistor 5, but it also allows for a contact to the gates of transistors 3 and 6 via polysilicon structure 26. Polysilicon structure 26 is connected to the gates of transistors 3 and 6 as discussed above, and contact 32 allows for a contact to polysilicon structure 26. In particular, contact 32 allows for a contact to a portion of polysilicon structure 26 which may be wider than the remainder of polysilicon structure 26. Although polysilicon structure 26 has a wider portion, it is nonetheless considered to be substantially oblong. A polysilicon structure may be considered to be substantially oblong if the length of the polysilicon structure is greater than about three times the width of the polysilicon structure. Furthermore, a polysilicon structure may be considered to be substantially oblong despite having a substantially wider region if the wider region solely accommodates a contact region. Similarly, contact 33 is a shared contact which allows for contact to the drain of transistor 6 as well as polysilicon structure 27 and hence gates of transistors 2 and 5. Consequently, shared contacts 32 and 33 reduce the number of contacts needed by the subsequent local interconnect. Shared contacts such as 32 and 33 may be substantially rectangular.
Local interconnections are generally used for short runs relative to much longer metal conductors used for global connections. Thus, the term "local interconnect" may refer to the function of connecting features within a circuit, or it may refer to a distinct process layer that exclusively performs such short connections. Therefore, a process layer may perform local interconnecting functions, yet not be termed a "local interconnect layer." That is, a polysilicon layer may partially provide local interconnect in addition to providing transistor gates. The polysilicon layer may be configured such that multiple gates are connected, thus forming a local interconnect.
For example, polysilicon structures 26 and 27 provide local interconnect because they each form multiple gates. Polysilicon structure 26 is arranged above active region 23 and active region 24 to form gates of PMOS latch transistor 6 and NMOS latch transistor 3, respectively. Polysilicon structure 27 is arranged above active region 21 and active region 22 to form gates of NMOS latch transistor 2 and PMOS latch transistor 5, respectively. Therefore, polysilicon structures 26 and 27 each include two gates. Thus, polysilicon structures 26 and 27 may each perform a local interconnecting function because they each connect two separate gate conductors together. As a result, the subsequent local interconnect layer of the embodiment of FIG. 2 may be simplified because polysilicon structures 26 and 27 are performing a local interconnecting function that is frequently provided by a local interconnect layer. As will be discussed in more detail below, the embodiment of FIG. 2 utilizes an improved, simplified local interconnect layer layout as a result of the local interconnecting function provided by polysilicon structures 26 and 27.
FIG. 3 illustrates a local interconnect layer which may be used in conjunction with the layout shown in FIG. 2. Contacts 31-34 may be formed through a dielectric material arranged above the topography of the features shown in FIG. 2. The dielectric material is preferably deposited using physical vapor deposition (PVD), chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), low pressure chemical vapor deposition (LPCVD), or spin on deposition techniques. In the vapor depositions, a silane or TEOS source, for example, may be used to produce the dielectric. In the spin on depositions, a liquid material of, for example, silicon (i.e., silicates, siloxanes, or silsesquioxanes) or TEOS may be spin-on deposited and subsequently cured. The dielectric material preferably has a thickness of approximately 6000-8000 angstroms, but other thicknesses may be suitable depending on the particular process used. Contacts 31-34 are also shown in FIG. 2. In the completed circuit, contacts 31 and 32 are connected to local interconnect region 35 which electrically connects the source of transistor 1 to the drains of transistors 2 and 5 and the gates of transistors 3 and 6 as shown in FIGS. 1 and 2. Thus, local interconnect region 35 completes the connections necessary to form node 11 as illustrated in FIG. 1. Similarly, local interconnect region 36 and contacts 33 and 34 will complete the connections necessary to form node 12 as illustrated in FIG. 1. It can be seen from FIG. 3 that local interconnect structures 35 and 36 are substantially rectangular and require connection to the structures of the previous layers in only two areas. This is an improvement over local interconnect structures which require multi-limbed, non-oblong interconnect structures and three connections to the structures of previous layers. The local interconnect of the embodiment of FIG. 3 is simplified as a result of the interconnect provided by the polysilicon structures 26 and 27.
In one embodiment of the local interconnect, the dielectric material is arranged upon the topography and planarized using, for example, chemical mechanical polishing, or "CMP." The dielectric is then etched to form contact openings 31-34. Next, an adhesion or "glue" layer may be formed by blanket depositing an adhesion material onto the sidewalls and bottom of openings 31-34. Suitable adhesion materials include titanium (Ti), titanium-tungsten (TiW), titanium nitride (TiN), or tungsten silicides (WSix). Adhesion layers may be used in those cases where conductive materials may adhere poorly to the dielectric material. Adhesion layers may be used, for example, to compensate for poor adhesion characteristics of tungsten and some tungsten alloys to silicon dioxide dielectric films. After an adhesion layer has been formed, a conductive material layer may then be deposited. In the case where tungsten, "W," is the conductive material deposited, this step is referred to as W plug. However, any suitable conducting material may be applied in a manner appropriate to the material. Next, the contact plugs are planarized such that they are substantially commensurate to an uppermost surface of the dielectric material. This planarization step may be accomplished via CMP. Next, an additional conducting layer is deposited. This conducting layer is commonly referred to as the local interconnect layer. The local interconnect layer may be made from a material having higher resistivity than the metals or conducting materials used for global interconnects. Suitable local interconnect materials may include polysilicon, doped polysilicon, refractory metal, silicide, or combinations of these. The local interconnect layer is subsequently patterned and etched, thus completing an embodiment of a local interconnect process flow.
In another local interconnect embodiment, the dielectric material is also arranged upon the topography and planarized. However, the dielectric is then etched to form trench openings that will suffice not only as contacts, but also as the local interconnects themselves. That is, a single trench etched through the dielectric opens up contact regions 31 and 32 as well as interconnect region 35 as shown in FIG. 3. Similarly, an additional trench may be etched into the dielectric for contact regions 33 and 34 as well as interconnect region 36. Other openings in the dielectric, such as Vss contact opening 14 c 3, may be also etched into the dielectric at this time. Next, an adhesion layer may be formed by blanket depositing an adhesion material onto the sidewalls and bottom of the trenches and contact openings. After the adhesion layer has been formed, a conductive material layer may then be deposited. This conductive material is planarized such that the uppermost surfaces of the trenches and contacts are substantially commensurate to an uppermost surface of the dielectric material. Again, this planarization step may be accomplished via CMP. At this point, the local interconnect layer process for the preferred embodiment is complete. Consequently, multiple processing steps are eliminated as compared to the above-described formation of local interconnects dielectrically spaced above the substrate. In particular, eliminated are the deposition of an additional conductive layer, the patterning of the additional conductive layer, and the etching of the additional conductive layer.
Returning to FIG. 3, in addition to local interconnect structures 35 and 36 and their respective contacts, other interconnect structures of interest are shown. Interconnect structures 38 and 39 correspond to bitlines "Bit" and "/Bit" and contacts 16 c and 15 c, respectively. It is noted that the contacts shown correspond to those shown in FIG. 2. Similarly, interconnect structures 37 and 40 correspond to Vss and contacts 14 c 3 and 14 c 2, respectively, while interconnect structures 41 and 42 correspond to Vcc and contacts 13 c 6 and 13 c 5, respectively. Following the interconnect layer, dielectric material may be arranged upon the interconnect layer, and contacts may subsequently be formed through this dielectric material. Another conducting layer, typically some type of metal, may be formed above the dielectric material and patterned and etched. This metal layer may be referred to as a first metal layer. Frequently, this metal layer contacts the bitlines, Vcc, and Vss globally across several memory cells. Yet another dielectric material may be arranged upon this first metal layer, and upon the dielectric material may be deposited a second metal layer. This second metal layer may be used as a global wordline. For example, interconnect structures 43 and 44 correspond to global wordline 17 and contacts 17 c 1 and 17 c 4.
It will be appreciated to those skilled in the art having the benefit of this disclosure that the embodiments described are believed applicable to semiconductor memories. Furthermore, although illustrated with reference to SRAMs, the system and method disclosed herein may be adapted to other types of memory devices. Accordingly, the specification and drawings are to be regarded in an illustrative rather than a restrictive sense as to possibly numerous architectures, circuitry, and methodologies which fall within the spirit and scope of the present invention.
|Cited Patent
|Filing date
|Publication date
|Sep 1, 1995
|Apr 15, 1997
|Mitsubishi Denki Kabushiki Kaisha
|Semiconductor device including a local interconnection between an interconnection layer and an adjoining impurity region
|Jun 14, 1996
|Aug 5, 1997
|Cypress Semiconductor Corp.
|6-bulk transistor static memory cell using split wordline architecture
|Feb 24, 1997
|Sep 8, 1998
|Integrated Device Technology, Inc.
|Method of making a 6-transistor compact static ram cell
|Oct 30, 1997
|Aug 15, 2000
|Micron Technology, Inc.
|Method of isolating a SRAM cell
|May 6, 1998
|Nov 21, 2000
|Mitsubishi Denki Kabushiki Kaisha
|Semiconductor device with filed-effect transistors of a complementary type and method of manufacturing the same
|Title not available
|Title not available
|Title not available
|Ueshima et al., "A 5-mum2 Full-CMOS Cell for High-Speed SRAMs Utilizing an Optical-Proximity-Effect Correction (OPC) Technology," 1996, pp. 146-147.
|Ueshima et al., "A 5-μm2 Full-CMOS Cell for High-Speed SRAMs Utilizing an Optical-Proximity-Effect Correction (OPC) Technology," 1996, pp. 146-147.
|Woo et al., "A High Performance 3.97 mum2 CMOS SRAM Technology Using Self-Aligned Local Interconnect and Copper Interconnect Metallization," 2 pgs.
|Woo et al., "A High Performance 3.97 μm2 CMOS SRAM Technology Using Self-Aligned Local Interconnect and Copper Interconnect Metallization," 2 pgs.
|Citing Patent
|Filing date
|Publication date
|Nov 26, 2002
|Jun 28, 2005
|Micron Technology, Inc.
|Integrated circuitry
|May 28, 2004
|Jul 18, 2006
|Freescale Semiconductor, Inc.
|Memory with recessed devices
|Aug 19, 2004
|Mar 13, 2007
|Texas Instruments Incorporated
|Method to improve SRAM performance and stability
|Apr 21, 2005
|Jan 22, 2008
|Micron Technology, Inc
|Static random access memory cell
|Jun 12, 2007
|Jul 22, 2008
|International Business Machines Corporation
|Integrated circuit having gates and active regions forming a regular grating
|Feb 25, 2005
|Dec 16, 2008
|International Business Machines Corporation
|Integrated circuit having gates and active regions forming a regular grating
|Dec 15, 2009
|Aptina Imaging Corporation
|Static random access memory cell
|Feb 28, 2007
|Dec 15, 2009
|Aptina Imaging Corporation
|Static random access memory cell
|Dec 15, 2009
|Aptina Imaging Corporation
|Static random access memory cell
|Sep 7, 2010
|International Business Machines Corporation
|Integrated circuit having gates and active regions forming a regular grating
|May 25, 2005
|Nov 9, 2010
|Nec Corporation
|Semiconductor device and manufacturing method thereof
|Oct 25, 2007
|Mar 22, 2011
|International Business Machines Corporation
|SRAM cell having a rectangular combined active area for planar pass gate and planar pull-down NFETS
|Mar 20, 2009
|Aug 23, 2011
|Taiwan Semiconductor Manufacturing Company, Ltd.
|Static random access memory (SRAM) cell and method for forming same
|Jan 3, 2012
|International Business Machines Corporation
|SRAM cell having a rectangular combined active area planar pass gate and planar pull-down NFETS
|Nov 2, 2006
|Aug 28, 2012
|Kapre Ravindra M
|Polycrystalline silicon activation RTA
|Jul 14, 2011
|Jul 23, 2013
|Taiwan Semiconductor Manufacturing Company, Ltd.
|Static random access memory (SRAM) cell and method for forming same
|Jul 12, 2013
|Jul 1, 2014
|Taiwan Semiconductor Manufacturing Company, Ltd.
|Static random access memory (SRAM) cell and method for forming same
|Jul 12, 2013
|Apr 12, 2016
|Samsung Electronics Co., Ltd.
|Semiconductor device
|Nov 26, 2002
|May 1, 2003
|Abbott Todd R.
|Integrated circuitry
|May 28, 2004
|Dec 1, 2005
|Burnett James D
|Memory with recessed devices
|Jun 7, 2005
|Dec 15, 2005
|Chien-Chao Huang
|Novel semiconductor device design
|Feb 25, 2005
|Jun 8, 2006
|International Business Machines Corporation
|Integrated circuit having gates and active regions forming a regular grating
|Apr 21, 2005
|Oct 26, 2006
|Micron Technology, Inc.
|Static random access memory cell
|Feb 28, 2007
|Jun 28, 2007
|Micron Technology, Inc.
|Static random access memory cell
|Feb 28, 2007
|Jul 5, 2007
|Micron Technology, Inc.
|Static random access memory cell
|Feb 28, 2007
|Jul 12, 2007
|Micron Technology, Inc
|Static random access memory cell
|Jun 12, 2007
|Oct 11, 2007
|International Business Machines Corporation
|Integrated Circuit Having Gates and Active Regions Forming a Regular Grating
|May 7, 2005
|Nov 8, 2007
|Nec Corporation
|Semiconductor Device and Method for Manufacturing the Same
|May 25, 2005
|Apr 3, 2008
|Nec Corporation
|Semiconductor Device And Manufacturing Method Thereof
|Dec 17, 2007
|Jul 3, 2008
|Yong-Geun Lee
|Structure of semiconductor device for decreasing chip area and manufacturing method thereof
|Oct 25, 2007
|Apr 30, 2009
|International Business Machines Corporation
|Sram cell having a rectangular combined active area for planar pass gate and planar pull-down nfets
|Sep 23, 2010
|Lie-Yong Yang
|Static Random Access Memory (SRAM) Cell and Method for Forming Same
|May 12, 2011
|International Business Machines Corporation
|Sram cell having a rectangular combined active area for planar pass gate and planar pull-down nfets
|Apr 26, 2005
|Dec 30, 2009
|Memory with recessed devices
|Apr 26, 2005
|Dec 15, 2005
|Freescale Semiconductor, Inc.
|Memory with recessed devices
|Apr 26, 2005
|Feb 2, 2006
|James D Burnett
|Memory with recessed devices
|U.S. Classification
|International Classification
|Cooperative Classification
|European Classification
|Apr 9, 2001
Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:JIN, BO;REEL/FRAME:011707/0511
Effective date: 20010404
|Sep 5, 2006
|Fee payment
Year of fee payment: 4
|Sep 20, 2010
|Fee payment
Year of fee payment: 8
|Sep 20, 2011
|Request for reexamination filed
Effective date: 20110802
|Sep 18, 2014
|Fee payment
Year of fee payment: 12
|Oct 21, 2014
|Reexamination certificate first reexamination
Free format text: CLAIMS 1-6 ARE CANCELLED.CLAIM 8 IS DETERMINED TO BE PATENTABLE AS AMENDED.CLAIMS 9-10, DEPENDENT ON AN AMENDED CLAIM, ARE DETERMINED TO BE PATENTABLE.NEW CLAIMS 11-61 ARE ADDED AND DETERMINED TO BE PATENTABLE.CLAIM 7 WAS NOT REEXAMINED.
|Mar 21, 2015
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., NEW YORK
Free format text: SECURITY INTEREST;ASSIGNORS:CYPRESS SEMICONDUCTOR CORPORATION;SPANSION LLC;REEL/FRAME:035240/0429
Effective date: 20150312


text:
SFLC Files Lawsuit Against 14 Companies for GPL Violations
Attorneys at the Software Freedom Law Center (SFLC) have filed a lawsuit against 14 electronics companies for copyright infringements. The suit accuses the companies of selling products containing BusyBox software in violation of the GPL.
Among the devices are Blu Ray DVDs from Best Buy, Samsung HDTVs, a 52-inch LCD Television from Westinghouse and more than a dozen other products. According to the SFLC, manufacturers of these products are using the multi-functional binary BusyBox contrary to conditions outlined in GPLv2. These conditions usually include a GPL disclaimer and the release of the source code upon request.
The SFLC attorneys in this case represent BusyBox developer and copyright-holder Erik Andersen and the Software Freedom Conservancy, an organization consisting of developers and free software projects.
The SFLC claim defendants refused requests for cooperation and the lawsuit was filed as a last resort. A (PDF copy of the complaint can be found online.
The mass suit is the largest action the SFLC has ever taken in GPL matters. In Germany, the Netfilter/Iptables developer, Harald Welte, has repeatedly enforced GPL conditions upon router manufacturers.
Re:Bruce Perens' Weblog: Statement on Busybox LawsuitsWorking URL is:
Bruce Perens' Weblog: Statement on Busybox LawsuitsYou might be interested in Bruce Perens' statement on the Busybox lawsuits, which can be found at <http://perens.com/blog/2009/12/15/23/>.
Issue 192/2016
Buy this issue as a PDF
Nextcloud Announces Raspberry Pi-Powered Home Cloud Box
Innovative system adds a hard drive and Ubuntu Core to the RPi for an IoT hub.
Linus Torvalds Confirms the Date of the First Linux Release
Linux is two weeks younger than we thought!
End of OpenOffice?
The Apache Software Foundation considers retiring OpenOffice
Adobe Gives New Life to NPAPI Plugin for Linux
Adobe won't kill the plugin in 2017
LinuxCon North America Convenes in Toronto, Canada
Linux Foundation's big event celebrates the 25th anniversary of Linux
Linux Turns 25
Linux has evolved from "won't be a professional" project to one of the most professional software projects in the history of computers.
Mirantis Joins Hands with SUSE To Offer RHEL Support; Red Hat Not Happy
Competitors get in the game with RHEL without Red Hat
Linux on Windows 10 Poses a Security Risk
Security researchers have already notified Microsoft; some fixes are available
Mirantis to Refactor OpenStack Fuel for Kubernetes
The company is collaborating with Google and Intel to use Kubernetes as an engine for Fuel
Canonical Joins Document Foundation Advisory Board
The upcoming release of LibreOffice will be available as a snap package


text:
Top Definition
When you meet a girl at a casino, and you hit it off. Then you get drunk together and take her back to her place. Once back at her place, you get orally pleased and then you rob her of her casino winnings.
Hey man, I totally pulled a rainbow robbery last night with that girl from the black jack table!
av alexb1987 25 mars 2011
Trending Now
Can you define these popular missing words?


text:
1. Global
2. Africa
3. Arab States
Arab States
4. Asia & Pacific
Asia & Pacific
5. Europe
6. Latin America & Caribbean
Latin America & Caribbean
7. North America
North America
About UNPAN
UNPAN Coordinator (DPADM)
UNPAN Partners
UNPAN Newsletter
UNPAN User's Survey
UNPAN Portal Guide
DPADM Intranet
My UNPAN
RSS feeds
Contact Us
Arab States
Asia & Pacific
Latin America & Caribbean
North America
International Code of Conduct
Regional Public Service Charter
National Codes of Conducts
Standard of Excellence in PA Education&Training
Ethics, Transparency and Accountability
Online Training Centre
Featured Learning Materials
Learning Materials
Public Administration News
Governance World Watch
Governance Asia-Pacific Watch
RCOCI Informatization Bulletin
Search Documents
Advanced Search
Major Publications
UN E-Government Surveys
World Public Sector Report
Digital Governance in Municipalities Worldwide
DPADM E-Library
UN E-Government Development Database
Knowledge Base of E-Government Practices
Knowledge Base of ICT for Public Service
Knowledge Base of UN Public Service Awards
Thematic Project Websites
Technical Project Highlights
UNPAN Photos
UNPAN Videos
The Committee of Experts on Public Administration
DPADM Monthly Bulletin
UN Public Service Day
UN Public Service Awards
Browse Events by Calendar
Browse Events by UNPAN Partner
Global Forum
Employment Opportunities
Contact Us
UNPAN Latin America & Caribbean
09 February 2016
Featured News from ECLAC
By mid-2016, the number of inhabitants in Latin America will rise to 625 million, more than six million above the estimated total population in mid-2015, according to the latest population projections made by the Economic Commission for Latin America and the Caribbean (ECLAC).
Click here
for more information.
09 February 2016
Featured News from ECLAC
The Economic Commission for Latin America and the Caribbean (ECLAC) and the Government of Germany agreed on January 26, in Berlin through a convention signed by both parties that the new joint cooperation programme for the period 2016-2018 will be dedicated to support the implementation of the 2030 Agenda for Sustainable Development in the region.
Click here
for more information.
20 January 2016
Public Integrity Social Demand in Latin America
Video Message: Executive Secretary of United Nations Economic Commission for Latin America and the Caribbean (ECLAC), speaking on Public Integrity, social demand in the region as well as the work of the ECLAC creating and generating travel information society.
Click here
to watch.
08 January 2016
Latin American and Caribbean Growth Projection for 2015 and 2016
Latin American and Caribbean economies will contract -0.4% on average in 2015 and will grow just 0.2% next year, affected by a complex external scenario, according to new projections unveiled today by Economic Commission for Latin America and the Caribbean (ECLAC).
For more information,
click here
08 January 2016
The Latin American Economic Outlook 2016 Launched
Latin America's GDP growth slowdown deepened and is expected to be negative in 2015. For a second consecutive year, Latin America falls behind the average growth of OECD countries after a full decade of convergence with advanced economies, according to the Latin American Economic Outlook 2016.
For more information,
click here
08 January 2016
Recapping this Year through the Lens of ECLAC
The Economic Commission for Latin America and the Caribbean (ECLAC) published in 2015 diverse studies regarding the economic, social and environmental situation in the region, including six flagship annual reports that provided statistical information, timely analysis and short- and medium-term outlooks on issues as varied as the expansion of Gross Domestic Product (GDP), the behavior of foreign investment and international trade, and the evolution of poverty and inequality.
For more information,
click here
24 July 2015
Promotional Video on the XX International Congress of CLAD on State and Public Administration Reform
Click here
to watch the promotional video about "XX International Congress of CLAD on State and Public Administration Reform", which will be held in Lima, Peru, from November 10-13, 2015.
04 May 2015
XX International Congress of CLAD on State and Public Administration Reform
The Latin American Center for Development Administration (CLAD) and the Government of Peru, through the Presidency of the Council of Ministers (PCM), are pleased to announce the celebration of the XX International Congress of CLAD on State Reform and Public Administration which will be held in Lima, Peru, from 10-13 November, 2015.
For more information, please
click here
04 August 2014
Featured News from ECLAC
(August 4, 2014) ECLAC revised its projections for Latin American and Caribbean economies, which will experience average growth of 2.2% in 2014, affected by the weakness in external demand, less dynamic domestic demand, insufficient investment, and limited room for implementing policies to spur an upturn, the organization announced today.
For more information, please
click here
04 August 2014
Featured News from ECLAC
"Whoever is not connected will be excluded in an ever more intensive and broader way", this is according to the publication The integration of digital technologies in the schools of Latin America and the Caribbean: a multidimensional overview (Spanish only), which was presented on Friday 18 July at the headquarters of the Economic Commission for Latin America and the Caribbean (ECLAC) in Santiago, Chile.
For more information, please
click here
Estrategias para el Gobierno Abierto en las Américas
Oct 17, 2016 to Nov 11, 2016
CEPAL, BID, CLAD, OEA y la Alianza para el Gobierno Abierto
Report on National Substantive Training on Open Government Data fpr Sustainable Development
Report on National Substantive Training on Open Government Data for Sustainable Development held in Panama City, Panama on 19 to 23 October 2015.
17 February 2016
Report on National Substantive Training on Open Government Data for Sustainable Development
Report on National Substantive Training on Open Government Data for Sustainable Development held in Panama City, Panama on 19 to 23 October 2015. (Spanish version)
17 February 2016
South Africa: Progress made in Providing Schools
Basic Education Minister Angie Motshekga says significant progress has been made in the delivery of school infrastructure across the country. Briefing the media on Sunday in Pretoria following a Council of Education Ministers (CEM) meeting held on Thursday, the Minister said basic services are being delivered to schools to restore the dignity of learners. "We have set a target to deliver basic services to all our schools, as per the requirement of the minimum norms and standards for school infrastructure.
27 September 2016
South Africa: Natural Assets Vital to SA Economy
Environmental Affairs Minister Edna Molewa says South Africa's natural assets are an important contributor to the country's economy, food security and job creation. The Minister said this on Tuesday when briefing the Foreign Correspondents Association (FCA) on South Africa's preparations for the meeting of the 17th Conference of the Parties to the Convention on the International Trade in Endangered Species of Wild Fauna and Flora (CITES CoP17). The World Wildlife Conference will start at the Sandton Convention Centre in Johannesburg on Saturday and conclude on 5 October 2016.
27 September 2016
South Africa: Minister Nkwinti Hands over Title Dees Communities
The Minister of Rural Development and Land Reform, Gugile Nkwinti, has handed over title deeds to eight successful land claimant communities from the North West, Eastern Cape and Mpumalanga. The title deeds were handed over during the 7th People and Parks National Conference in Midrand on Tuesday. The land claims, which were all situated within protected areas, consist of the following projects: the Bapolomiti, Jonathan and Klipvoor in the North West Province; Double Drift, Dwesa Cwebe in the Eastern Cape and Moutse and Mahlabane Trust in Mpumalanga.
27 September 2016
Thematic Websites
Caribbean E-Government Knowledge Bank
Site map
Terms and Privacy
Contact Us
Copyright 2008-2010 by UNPAN - United Nations Public Administration Network