text:
|Publication number
|Publication type
|Application number
|Publication date
|May 12, 1998
|Filing date
|Dec 5, 1996
|Priority date
|Dec 5, 1996
|Fee status
|Publication number
|Joseph Shor, Eytan Engel, Natan Baron
|Original Assignee
|Motorola, Inc.
|Export Citation
|BiBTeX, EndNote, RefMan
|Patent Citations (14), Non-Patent Citations (2), Referenced by (5), Classifications (9), Legal Events (4)
|External Links: USPTO, USPTO Assignment, Espacenet
This invention generally relates to electronic circuits, and more particularly, to signal level shifting circuits. The invention also relates to a method of shifting signal levels.
Low-power circuit techniques are becoming increasingly important in electronic applications, such as, for example, in portable data processing devices. Such devices can have a core data processor and an input-output interface. The core operates alternately at a low supply voltage (e.g., 3.3 volts) or at a high supply voltage (e.g., 5 volts). The interface operates at a high supply voltage (e.g., 5 volts). The core operates at the low supply voltage during low speed periods (e.g., in sleep mode) and operates at the high supply voltage when the device requires full speed. However, the logic signals generated by the core at low supply voltage are at a low level which is too small to control the interface properly. For example, when the interface comprises a P-channel field effect transistor with the source coupled to the high supply voltage, then a high gate voltage is required to switch off that transistor. A signal level shifting circuit is required.
Two primary objectives of any signal level shifting circuits are: (a) the reduction of time required to shift an input signal and (b) the power requirements to complete the shifting operation. The inherent delay of a shifting circuit is critical. With the integration of low-voltage circuits and high-voltage circuits into single chips, there is a need for providing a fast shifting circuit which can be implemented into such chips. Shortening the delay by several 100 pico seconds is considered significant. While down-converting high signal levels to low signal levels is a task which can easily be solved in the art, up-converting low signal levels to high signal levels requires special circuitry.
The technical problem to be solved is explained in reference to FIGS. 1-2. FIG. 1 is a simplified signal diagram of the signals. The signals have a first logical state (e.g., logical "1") and a second logical state (e.g., logical "0"). First signal 170 (hereinafter DATA) has logical "1" at first signal level 176 (hereinafter VCCH) and has logical "0" at second signal level 172 (hereinafter ZERO). DATA can also have logical "1" at third signal level 178 (hereinafter VCCL). It is convenient to assume that the voltages of the levels relate to as |VCCH|>|VCCL|>|ZERO|. |VCCH| and |VCCL| correspond to the above mentioned terms `high signal level` and `low signal level`, respectively. |ZERO| is a reference level.
DATA can be provided by, e.g., the above mentioned core operating at the low supply voltage. DATA alternates by at least a first excursion 197 whose magnitude is the difference between |VCCL| and |ZERO|. Second signal 186 (hereinafter OUT) has logical "1" at |VCCH| (first signal level 176) and logical "0" at |ZERO| (second signal level 172). OUT can be supplied to, e.g., the above mentioned input-output interface. OUT alternates by a second excursion 198 which is the difference between |VCCH| and |ZERO|. The magnitude of second excursion 198 is larger than the magnitude of first excursion 197.
Third signal 175 (hereinafter CLK) has logical "1" at |VCCH| (176) or at |VCCL| (178) and logical "0" at |ZERO| (172). In further explanations where a distinction between VCCH and VCCL is not required, VCCH and VCCL are collectively referred to as VCC. For convenience it is assumed that ZERO is substantially equal for DATA, OUT and CLK. A person of skill in the art will understand that there can be different reference levels ZERO. |VCCL| has a voltage between, for example, 1.8 volts and 2.5 volts. |VCCH| has a voltage of, e.g., between 2.7 volts and 3.6 volts. |ZERO| has a voltage of e.g., 0 volts. It is assumed that the difference |VCCH-VCCL| is greater than the threshold voltage Vt of a P-channel field effect transistor. In the following, underlined acronyms (e.g., DATA, CLK) stand for inverted signals.
FIG. 2 is a simplified circuit diagram of first prior art level shifting circuit 100' (hereinafter first prior art circuit 100' or circuit 100'). In FIG. 2, reference numbers for components are dashed to indicate prior art. Circuit 100' receives DATA at input terminal 101' and CLK at clock terminal 105'. Circuit 100' converts DATA to OUT available at output terminal 104' (output node 103'). Circuit 100' has first reference line 191' for receiving first supply voltage V3 (substantially equal to VCCH of, e.g., 3.6 volts), second reference line 192' at a reference voltage VR (e.g., ground 0 volts), and third reference line 193' at second supply voltage V4 (e.g., 2.5 volts).
P-channel field effect transistor P2' (P-FET P2') is a first switch controlled by an intermediate signal CTRL. P-FET P2' is not directly controlled by DATA. DATA at VCCL could not switch off P-FET P2' properly because of |VCCH-VCCL|>Vt. N-channel field effect transistor N2' (N-FET N2) is a second switch controlled by DATA. The switches pull output node 103' carrying OUT to first reference line 191' (at e.g., VCCH=V3) or to second reference line 192' (at e.g., ZERO=0 volts). When switched on, the first switch pulls output node 103 to first reference line 191'. When switched on, the second switch pulls output node 103' to second reference line 192'.
As used herein, the terms `switch on` and `switched on` are intended to mean that a switch (e.g., a transistor) is being made conductive or is already conductive, respectively.
The opposite terms `switch off` and `being switched off` indicate a non-conductive switch or a switch with decreasing conductivity. The verbs `switch on/off` and `turn on/off` will be used as synonyms and can be exchanged. When DATA is changing, one switch is partly switched on or fully switched on before or during the time when the other switch is switched off. In other words, both switches are at least partly conducting at the same time. This behavior is referred to as `contention`. Contention is an unwanted limitation of any level shifting circuit. Contention determines among other things: (a) the minimum shifting time and (b) the power consumption of the shifting circuit.
Circuit 100' further comprises N-FETs N2* and N1* and P-FETs P2' and P5', and inverter 60'. The sources of N-FETs N2' and N1' are coupled to second reference line 192'. The gate of N-FET N2' is coupled to input terminal 101' and receives CLK. The gate of N-FET N1' is coupled to input terminal 101' via inverter 60' having input 61' and output 62'. Inverter 60' is coupled to third reference line 193' (V4) and to second reference line 192' (VR). Inverter 60' preferably comprises a combination of an N-FET and a P-FET which are not shown for simplicity. Second supply voltage V4 <V3 of inverter 60' ensures that the P-FET does not become conductive for DATA=VCCL. DATA at output 62 alternates between VCCL and ZERO. First excursion 197 (FIG. 1) of DATA is large enough to switch the coupled N-FET N2'. The drain of N-FET N2' is connected to the source of N-FET N2*. The drain of N-FET N2* is connected to the drain of P-FET P2' via output node 103'. The drain of N-FET N1' is connected to the source of N-PET N1*.
The drain of N-FET N1* is connected to the drain of P-FET P5' (CTRL). The sources of P-FETs P2' and P5' are coupled together to first reference line 191'. The gate of P-PET P2 is coupled to the drain of P-FET P2' receiving CTRL.
When, for example, DATA rises from ZERO to VCCL, both N-FET N2 and P-FET P2 will be switched on, while N-FET N5 will be switched off. However, the voltage at output node 103 is pulled down sufficiently to make P-FET P5 conductive, and CTRL becomes VCCH. P-FET P2 is switched off by VCCH at the source of P-FET P5. This signal level at node W5 increases from ZERO to VCCH later than DATA increases from ZERO to VCCL. There are at least two reasons for this delay: (a) DATA is inverted twice (by N-FET N2' and P-FET P5') and (b) the source of P-PET P5' goes the longer way to VCCH and not the shorter way to VCCL.
If the transconductance g(N2') of N-PET N2' is sufficiently larger (e.g., 4 times) than g(P2'), output node 103' (OUT) will drop to zero quickly. This will turn on P-FET P5', which will put a value of VCCH on the source of P-FET P5', so that P-FET P2' switches off completely. Circuit 100' is asymmetrical. The fall time tF3 ' of second signal OUT at output node 103' from logical "1" (VCCH) to "0" (ZERO) is less than the rise time tR3 ' of output node 103 from "0" (ZERO) to "1" (VCCH). It is known in the art to connect output node 103' or the source of P-FET P5' to an inverter buffer. Such an inverter buffer can comprise, for example, a P-FET and an N-FET having common drains. However, adding an inverter stage will add propagation delay.
Prior art circuit 100' relies on contention to drive OUT to "0" which then turns off the driver P-FET P5'. To operate circuit 100', N-FET N2' should have a significantly larger transconductance than P-FET P2'. N-FET N1' should have a larger transconductance than P-FET P5'. The large transconductance requires a large silicon area so that the transistor sizes become unequal. Also, during switching, the power consumption of circuit 100' is higher than in other times.
FIG. 4 of U.S. Pat. No. 5,416,368--Sugibayashi (hereinafter 1!) shows a second prior art circuit. The circuit has a first switch (transistor Q3) for pulling an output node (18) to the high supply voltage (36). The circuit has a second switch (transistor Q4) for pulling the output node to a reference voltage (40). In the moment of change both switches are conducting. This contention is unwanted. One of the switches must therefore override the other. This causes substantial and unwanted delay.
FIGS. 2A-B of U.S. Pat. No. 5,469,080--Son (hereinafter 2!) show a third prior art circuit. P-channel transistor (P3) transfers a logical "0" signal to turn on a first switch (P2). It is known in the art that P-channel transistors transfer logical "0" signals slower than N-channel transistors. There is contention in the input stage (N1, P1) when the input signals (DATA, OE) change. A further limitation of 2! is that a voltage drop through the P-channel transistor (P3) causes the first switch (P2) not to switch on completely. Therefore, the output node (20) only reaches a "high" level substantially equal to the supply voltage (VCC2) minus the threshold voltage (Vth).
This invention seeks to provide a level shifting circuit which mitigates or avoids these and other disadvantages and limitations of the prior art.
FIG. 1 is a simplified signal diagram of a first signal, a second signal, and a third signal;
FIG. 2 is a simplified circuit diagram of a first prior art circuit;
FIG. 3 is a simplified block diagram of an electronic system comprising low-voltage blocks and high-voltage blocks and an electronic circuit according to the invention;
FIG. 4 is a simplified signal timing diagram illustrating the first signal and the third signal useful with the present invention;
FIG. 5 is a simplified block diagram of an electronic circuit according to the invention which is part of the shifting circuit of FIG. 3;
FIG. 6 is a simplified signal timing diagram illustrating the second signal and a control signal;
FIG. 7 is a simplified schematic diagram of the electronic circuit of FIG. 5 according to a first embodiment of the invention;
FIG. 8 is a simplified schematic diagram of the electronic circuit of FIG. 5 according to a second embodiment of the invention;
FIG. 9 is a simplified schematic diagram of the electronic circuit of FIG. 5 according to a third embodiment of the invention; and
FIG. 10 is a simplified schematic diagram of the electronic circuit of FIG. 5 according to a fourth embodiment of the invention.
According to the present invention, contention between the switches can be substantially avoided so that switching times and device size can be reduced in comparison to the prior art. These and other advantages will be apparent in the following description.
FIG. 3 is a simplified block diagram of electronic system 50 according to the present invention. Electronic system 50 comprises first block 10, second block 20, and shifting circuit 30. Block 10 is coupled to block 20 by way of shifting circuit 30. First block 10 sends a plurality DATAN of first signals DATA to shifting circuit 30 via N data lines 21. Shifting circuit 30 converts DATAN into a plurality OUTN of second signals OUT without changing the information of DATAN. OUTN is transferred to block 20 through N data lines 31. DATAN and OUTN conveniently comprise N single bit first signals DATA and N single bit second signals OUT.
Shifting circuit 30 comprises a plurality of N electronic circuits 100 according to the invention. Every electronic circuit 100 transfers a first signal DATA into a second signal OUT without changing the information. Logical "0" of DATA is transferred to logical "0" of OUT at a substantially unchanged level (e.g., ZERO). For logical "1", VCCL of DATA is transferred to VCCH of OUT, and VCCH of DATA remains unchanged as VCCH of OUT. Also, logical "0" of DATA can be inverted to logical "1" of OUT at VCCH. Logical "1" of DATA (VCCH or VCCL) can be inverted to logical "0" of OUT at ZERO. First, second, third, and fourth embodiments (201, 202, 203, 204) of electronic circuit 100 will be described in reference to FIGS. 7-10.
Supply voltages V1, V2, V3, and V4 are related to the reference voltage VR (e.g., 0 volts). Supply voltage V1 of block 10 can be variable and be either a high voltage VH or a low voltage VL. DATA generated by block 10 can be either at VCCH (substantially equal to VH) or VCCL, (substantially equal to VL). The supply voltage V2 of block 20 is a high voltage VH. First supply voltage V3 of shifting circuit 30 is a high voltage VH so that OUT alternates between ZERO and VCCH. Second supply voltage V4 is a low voltage VL. For example, second supply voltage V4 can be derived from V3 or generated in other ways understandable for a person of skill in the art. The supply voltage V1 for block 10 is, for example, VL =2.5 volts. In that case, DATA has a VCCL level of, preferably, between 1.8 volts to 2.5 volts. This level which should be increased to VCCH of, preferably, between 2.7 volts to 3.6 volts. In another example, block 10 is powered by V1 =3.3 volts and shifting circuit 30 and block 20 are powered by V2 =V3 =5 volts. Shifting circuit 30 and therefore electronic circuits 100 can have clock input 35 for receiving third signal CLK (175).
FIG. 4 is a simplified signal timing diagram illustrating by way of example the level-time relation of DATA (first signal) and CLK (third signal) as used in the present invention. The signals are approximated by trapezoids. The time t is indicated horizontally. DATA and CLK (vertically) alternate between VCC (logical "1") and ZERO (logical "0"). In FIG. 4, traces 1 to 5 show DATA and traces 6 to 12 show CLK. It is assumed that DATA goes to "1" before a first cycle of CLK (traces 7 to 10) starts and returns to "0" before a second cycle (beginning with trace 11) of CLK starts. The first cycle and the second cycle have equal cycle times T1 =T2. At the beginning, DATA is at logical "0" (level ZERO, trace 1). DATA rises (trace 2) in a rise time tR1 to logical "1" (level VCC). DATA stays at "1" for a certain time (trace 3). It falls (trace 4) to "0" (level ZERO) in a fall time tF1.
CLK starts at logical "0" (level ZERO, trace 6). During the first cycle, CLK rises (trace 7) in a rise time tR2 to "1", stays (trace 8), falls in fall time tF2 (trace 7), and stays at "0" (trace 10). In the second cycle, CLK rises again (trace 11). The continuation is indicated by partly dashed trace 12.
In FIG. 4, rise times tR1, tR2 and fall times tF1, tF2 are equal. Also in FIG. 4, CLK has a symmetric pulse duty cycle. The "1"-time (traces 7,8,9) and "0"-time (trace 10) are equal. These assumptions are convenient, but not essential for the invention. As a person of skill in the art will understand based on the description herein, the rise and fall times depend among other things on the level VCC and will be longer for VCC=VCCH and shorter for VCC=VCCL. In FIG. 4, DATA does not change within one clock cycle. DATA returns to "0" (trace 4) after CLK has returned to "0" (trace 9). In this case, DATA envelops CLK. This is convenient, but not required. As it will be shown, DATA can change (fall as in trace 4) while CLK is "1". As it can be seen in traces 2 and 7 of FIG. 4, DATA reaches VCC by the first data setup time tD1 earlier than CLK reaches VCC. In trace 4, DATA arrives at "0" (ZERO) by the second data setup time tD2 earlier than CLK reaches VCC again (trace 11). Preferably, OUT has a similar trapezoidal shape as DATA with rise and fall times and times in which OUT stays constant. It is convenient to keep OUT constant for a certain time by latching means, but this is not essential.
FIG. 5 is a simplified block diagram of electronic circuit 100 according to the invention. Electronic circuit 100 is part of shifting circuit 30 of FIG. 3. All of the above-defined signals and terms are applicable. Electronic circuit 100 comprises first portion 120 and second portion 130 which are shown enclosed by dashed lines. First portion 120 comprises first switch 161 and control block 180 (dashed). Second portion 130 comprises second switch 162, and optional third switch 152. Electronic circuit 100 has input terminal 101 for receiving DATA (first signal 170), optional clock terminal 105 for CLK (third signal 175), output node 103, and output terminal 104 for providing OUT (second signal 186). Output node 103 is coupled to output terminal 104.
Electronic circuit 100 optionally comprises inverter and input stages which are not shown for simplicity. Electronic circuit 100 receives first supply voltage V3 at first reference line 191 reference voltage VR at second reference line 192, and optionally second supply voltage V4 at third supply line 193.
In first portion 120, an output path goes through first switch 161. First switch 161 is coupled between output node 103 and first reference line 191. Second switch 162 of second portion 130 is coupled between output node 103 and second reference line 192 (output path).
Control block 180 of first portion 120 optionally comprises one or more of blocks 181, 182, 183, 184, 185 and node 160. As it will be further explained, blocks 181-185 of control block 180 are coupled to some or all of input terminal 101, output node 103, and optionally to clock terminal 105. Control block 180 provides control signal 121, (hereinafter CTRL) at node 160. CTRL has a third excursion.
First switch 161 has first input 163 coupled to node 160 for receiving CTRL. First switch 161 pulls output node 103 to first reference line 191 in response to CTRL. Second switch 162 has second input 164 coupled to input terminal 101. Optionally, third switch 152 is serially coupled between second switch 162 and output node 103. As a person of skill in the art will understand, serially coupled second switch 162 and third switch 152 can be exchanged without departing from the scope of the invention. Having second switch 162 and third switch 152 serially coupled is convenient, but not necessary for the present invention. Optional third switch 152 has third input 157 which is, preferably, coupled to clock terminal 105.
DATA having first excursion 197 switches on and off first switch 162. However, first excursion 197 is not enough to switch first switch 161 on and off. First excursion 197 is transferred in control block 180 to third, different excursion of CTRL. First portion 120 and second portion 130 are switched on and off in response to DATA. For explanation, it is assumed that first portion 120 is switched on when DATA toggles in a first direction, and that second portion 130 is switched on when DATA toggles in a second, opposite direction. In one case, the first and second directions can be, for example, defined as between DATA=0 to DATA=1 (first direction) and DATA=1 to DATA=0 (second direction). In another case, DATA goes to DATA=0 in a first direction and goes to DATA=1 in a second direction.
In control block 180, blocks 181-185 are not all required simultaneously. Blocks 181-185 can be configured according to the environment in which electronic circuit 100 is to be used. Control block 180 of first portion 120 receives DATA from input terminal 101, optionally CLK from clock terminal 105, and optionally OUT from output node 103. DATA, CLK, OUT can be supplied in inverted form. Blocks 181, 182, 183, 184, and 185 generate intermediate signals S1, S2, S3, S4, and S5, respectively, which are combined in node 160 to CTRL. In the block diagram of FIG. 5, node 160 is a convenient symbol for any element for combining signals, e.g., logic circuitry. Blocks 181-185 are symbols illustrating that intermediate signals S1, S2, S3, S4 and S5 are functions f of DATA, CLK, CTLR, and OUT. When implemented, blocks 181-185 can share elements, such as transistors.
Switch-off block 181 receives DATA and generates intermediate signal S1=f(DATA). Preferably, block 181 comprises inverters or other elements for providing a delay. Intermediate signal S1 switches off first switch 161 after DATA toggles or during DATA toggles. Preferably, when intermediate signal S1 goes to logical "1", it switches off first switch 161 after DATA has returned from "1" to "0" (trace 4 in FIG. 4). When intermediate signal S1 goes to logical "0" it does not switch on first switch 161. Intermediate signal S1 can, therefore, be considered as a one way switch signal.
Switch-on block 182 receives DATA and CLK and generates intermediate signal S2=f(DATA, CLK). DATA and CLK are conjunctively combined. Intermediate signal S2 switches on first switch 161 but does not switch it off. Preferably, intermediate signal S2 at logical "0" switches on first switch 161 for DATA going to logical "1" and CLK going to logical "1". Therefore, intermediate signal S2 can also be considered as a one way switch signal.
Latch block 183 receives CTRL from node 160 (and, optionally, CLK) and generates intermediate signal S3=f(CTRL, CLK). Block 183 is a latch which keeps first switch 161 switched on once it is switched on. Signal S3 can be reset by CLK. Preferably, intermediate signal S3 is latched at logical "0". S3 returns to "1" when CLK goes from "1" to "0" (trace 9 in FIG. 4). Intermediate signal S3 is a weak signal and can be overruled by other intermediate signals. This is convenient when block 183, optionally, does not receive CLK.
Transfer block 184 receives DATA and OUT and generates intermediate signal S4=f(DATA, OUT). Thereby, intermediate signal S4 switches second switch 161 on and off by transferring DATA. The transfer of DATA to S4 is associated with a first delay of OUT.
Delay block 185 receives OUT and generates intermediate signal S5=f(OUT). Block 185 provides a second delay. Changes of OUT are transferred to intermediate signal S5 within a second delay time. Intermediate signal S5 switches first switch 161 off within a second delay time. Preferably, when OUT reaches logical "1" then intermediate signal S5 goes from logical "0" to logical "1".
Blocks 183, 184, 185 which receive OUT can be considered as feedback units coupled between output node 103 and first input 163 of first switch 161. OUT has thereby also the function of a feedback signal.
It is assumed that intermediate signals S1, S2, S3, S4 and S5 have excursions between VCCH at logical "1" and ZERO at logical "0". This is convenient for explanation, but not required for the present invention. As a person of skill in the art will understand, CTRL must only have an excursion to render first switch 161 conductive or non-conductive. It is included in the present invention, that intermediate signals S1, S2, S3, S4, and S5 can have excursions with an amount of less than |VCCL-ZERO|. The elements in blocks 181, 182, 183, 184, and 185 can be dimensioned so that intermediate signals S1, S2, S3, S4, S5 can have different strength. For example, if Si=0 and Sj=1 than only one of the signals prevails.
Preferably, CTRL has logical "1" at VCCH and logical "0" at ZERO. For further explanations, it is convenient to assume that CTRL=0 makes first switch 161 conductive and, therefore, switches on first portion 120. CTRL=1 makes first switch non-conductive and, therefore, switches off first portion 120. When switched on by CTRL, first portion 120 pulls output node 103 up to first reference line 191 (signal OUT to logical "1" at VCCH). When first portion 120 is switched off, than first portion 120 does not pull output node 103.
Second portion 130 is switched by DATA from input terminal 101 and optionally by CLK from clock terminal 105. DATA and CLK can be supplied in inverted from. When switched on depending on DATA and CLK, second portion 130 pulls output node 103 down to second reference line 192 (signal OUT to logical "0" at ZERO). When switched off, second portion 130 does not pull output node 103.
Control block 180 ensures that first portion 120 and second portion 130 are not switched on at the same time. Suppose, first portion 120 is switched on and pulls output node 103 to first reference line 191. OUT is at logical "1". Before second portion 130 pulls output node 103 down, first portion is switched off.
Circuits having a first switch and a second switch for pulling an output node to a logical high and logical low are well know in the art. The second prior art circuit 1! has a transistor in the input path of the first switch which serves as a voltage source. The transistor has the gate at a constant voltage and adds a constant voltage to the input signal.
In first portion 120 of electronic circuit 100 according to the present invention, blocks 184 and 182 can be implemented as variable resistances providing a variable voltage. CTRL can be related to that variable resistance. As an advantage of the present invention, contention between first portion 120 and second portion 130 is avoided.
The function of electronic circuit 100 according to the present invention and its advantage over prior art is illustrated by way of example in FIG. 6. FIG. 6 is a simplified signal timing diagram illustrating second signal OUT and control signal CTRL in their level-time relation. The time t is indicated horizontally. OUT and CTRL alternate between VCCH (logical "1") and ZERO (logical "0").
In FIG. 6, traces 41 to 43 show OUT and traces 13 to 15 show CTRL. For comparison, dashed lines indicate OUT* (trace 42a*, 42b*) and CTRL* (13*, 14*) of second prior art circuit 1!. For convenience of explanation, it is assumed that first portion 120 (FIG. 5) is switched on for CTRL at logical "1" (VCCH) and switched off for CTRL at "0". At the beginning, first portion 120 receives CTRL at logical "0" (trace 13) and is therefore switched on. Output node 103 is pulled to first reference line 191 and OUT is at logical "1" (trace 41). CTRL goes to logical "1" during a rise time tR4 (trace 14) and switches first portion 120 off. OUT is kept at VCCH (trace 41*) by latching means optionally coupled to output node 103. As a person of skill in the art will understand, the latching means is not essential for the present invention and can be coupled to output node 103 externally. For simplicity, the latching means is not shown in FIG. 5. CTRL stays at logical "1" (trace 15). Second portion 130 is switched on and pulls output node 103 to second reference line 192. Therefore, OUT falls to logical "0" (in fall time tF3, trace 42). During that time tF3, first portion 120 has already been switched off. There is no contention between first portion 120 and second portion 130.
In second prior art circuit 1!, CTRL* goes to "1" later (trace 14*). The first switch (transistor Q3) is being switched off while second switch (transistor Q4) already pulls OUT* to logical "0" (trace 42a*). As a result of this contention, OUT* (traces 42a*, 42b*) in the prior art falls at a lower rate than OUT (trace 42) in electronic circuit 100. When CTRL* has finally reached logical "1" (end of trace 14*), OUT* has not yet reached logical "0". OUT* falls now (trace 42b*) at the same rate as OUT (trace 42). However, the total fall time tF3 * of OUT* (trace 42a* and 42b*) is greater than the fall time tF3 of OUT (trace 42). The first switch and the second switch are partly on at the same time. As an advantage of the present invention, electronic circuit 100 reduces the fall time tF3 of OUT compared to prior art solutions.
First switch 161 and second switch 162 preferably comprise complementary components (e.g., P-channel and N-channel transistors, respectively). Preferably, the elements (as for example, of second switch 162 and of control block 180) which receive DATA directly from input terminal 101 are implemented by N-channel FETs which can be turned on and off by DATA at VCCL and ZERO.
In case first switch 161 is implemented by, for example, a P-channel FET, then the signal level at first input 163 (gate) should be at VCCH to switch first switch 161 off. The required signal level VCCH, is for example, provided by an N-channel FET adding a voltage to VCCL. The additional voltage can also be provided by the mentioned input stage.
As a person of skill in the art will see, electronic circuit 100 can be modified without departing from the scope of the present invention. For example, clock signal CLK or data signal DATA can have logical states "1" and "0" at levels different from the explained levels VCCH, VCCL, and ZERO. There are several ways of switching off first portion 120 before second portion 130 is switched on. Other implementations are conceivable for a person of skill in the art.
As an example and not intended to be limiting, four embodiments of the present invention shown in FIGS. 7-10 are implemented in CMOS-technology using N-channel and P-channel field effect transistors (N-FETs, P-FETs). The FETs have a control electrode (gate, G), a first electrode (drain, D) and a second electrode (source, S). Since FETs are typically symmetrical components, the true designation of "source" and "drain" is only possible once a voltage is impressed on the terminals. The designations of source and drain herein should be interpreted, therefore, in the broadest sense. The term `FET` is intended to include any component having current and control electrode, such as for example, bipolar components. The terms `first type` and `second type` are intended to distinguish complementary transistors of opposite conductivity. Preferably, transistors of the first type are P-FETs and transistors of the second type are N-FETs. This is convenient, but not essential for the present invention. Other configurations and manufacturing technologies can also be used, as will be understood by persons skilled in the art. Preferably, the bulks of the FETs are coupled to a reference line for receiving a supply voltage or a reference voltage. For simplicity, the bulks are not shown on the simplified schematic diagrams which will be explained below.
FIGS. 7-10 illustrate by way of example, four embodiments of the present invention. In all embodiments, first switch 161 is implemented by P-FET P1 and second switch 162 is implemented by N-FET N1. Details for the first, second, and third embodiment of the invention are explained in connection with FIGS. 7-9. Third switch 152 is implemented by N-FET N4. Where applicable, dashed frames enclose blocks 181-185, first switch 161, and second portion 130, and input stage 110. The frames can overlap. For convenience, reference numbers are given in the right upper corner of the frames.
The first, second and third embodiments have the function of a transfer gate, providing OUT at equal logical state as DATA when CLK is at a first logical state ("1"). The fourth embodiment provides OUT inverted to DATA.
FIG. 7 is a simplified schematic diagram of electronic circuit 201 according to a first embodiment of the invention. Control signal CTRL is derived in node 160 from intermediate signals S1=f(DATA), S2=f(DATA, CLK) and S3=f(CTRL). S2=0 switches first switch 161 (P-FET P1) on, S1=1 switches it off, and S3 latches CTRL.
Reference numbers 101, 103, 104, 105, 161, 130 in FIG. 5 and FIG. 7 denote identical components described above. Electronic circuit 201 has first reference line 191 for receiving first supply voltage V3 =VH and second reference line 192 at a reference voltage VR (e.g., ground 0 volts). Second supply voltage V4 =VL is supplied at third reference line 193. Supply voltage V3 is substantially equal or higher than VCCH.
Input stage 110 (dashed) comprises N-FETs N2 and N1, P-FETs P2 and P5, and inverter 60. The sources of N-FETs N2 and N1 are coupled to second reference line 192. The gate of N-FET N2 is coupled to input terminal 101. The gate of N-FET N1 is coupled to input terminal 101 via inverter 60 having input 61 and output 62. Inverter 60 is coupled to third reference line 193 (V4 =VL) and to second reference line 192 (VR). Inverter 60 preferably comprises a combination of an N-FET and a P-FET as known in the art. Inverter 60 has a low supply voltage VL =V4 to ensure that the P-FET does not become conductive for DATA=VCCL. DATA at output 62 alternates between VCCL and ZERO which is enough to switch the coupled N-FET N1. The drain of N-FET N2 is coupled to the drain of P-FET P2 via node W2. The drain of N-FET N1 is coupled to the drain of P-FET PS via node W5.
The sources of P-FETs P2 and P5 are coupled together to first reference line 191. The gate of P-FET P2 is coupled to node W5 and the gate of P-FET P5 is coupled to node W5.
Electronic circuit 201 further comprises N-FETs N3, N10 and N11 and P-FETs P1, P3, P10, and P11. P-FET P1 has the function of first switch 161 (dashed) with the gate as first input 163. Block 182 is formed by the elements of input stage 110 (N1, N2, P2, P5, and inverter 60) and N-FET N3. Block 182 receives DATA at the gate of N-FET N2 and CLK at the gate of N-FET N3. Block 182 provides intermediate signal S2=f(DATA, CLK) at the source of N-FET N3. Block 182 is formed by the elements of input stage 110 and P-FET P3. Block receives DATA at the gate of N-FET N2 and supplies intermediate signal S2=f(DATA) at the drain of P-FET P3. BETs, N10, N21, P10, and P11 form block 183. Block 183 receives CTRL at the gates of BETs P10/N10 and supplies S3=f(CTRL) at the common drains of FETs P11/N11.
The sources of P-FETs P1 and P3 are coupled to first reference line 191. The drain of P-FET P3 is coupled to the gate of P-FET P1 via input 163 and coupled to the drain of N-FET N3. The drain of P-FET P1 is coupled to output node 103. The gates of N-FET N3 and P-FET P3 are coupled to nodes W2 and W5 of input stage 110, respectively. The gate of N-FET N3 is coupled to clock terminal 105 and is controlled by CLK. Block 183 is formed by P-FETs P10, P11 and N-FETs N10, N11 arranged as two cascoded inverters. The gates of P10/N10 are coupled to node 160 and to the common drains of P11/N11 (providing S3).
Second portion 130 (dashed) comprises serially arranged N-FETs N1 and N4. Here, N-FET N1 has the function of second switch 162 with second input 164 at the gate. N-FET N1 is also part of input stage 110 (and blocks 181, 182). This is a convenient simplification. A person of skill in the art will be able to provide separate N-FETs for input stage 110 and for second portion 130. N-FET N4 has the function of third switch 152 with third input 157 at the gate. The source of N-FET N1 is coupled to second reference line 192. The drain of N-FET N1 is coupled to the source of N-FET N4. The drain of N-FET N4 is coupled to output node 103. The gate of N-FET N1 is coupled to output 62 of inverter 60 (input stage 110) for receiving DATA (inverted DATA). This is a convenient simplification of the circuit. It is also possible to couple the gate of N-FET N1 to input terminal 101 via an additional inverter. The gate of N-FET N4 receives CLK from clock terminal 105.
Electronic circuit 201 and electronic circuits 202 and 203 (described later) can also be described as follows: Electronic circuits 201-203 receive DATA (first signal 170) and CLK (second signal 175) which arrive consecutively. OUT (second signal 186) is responsive to DATA. First excursion 197 of DATA is amplified to second excursion 198 of OUT. First transistor P1 of a first type (e.g., P-FET) provides VCCH of OUT when it is switched on by a first intermediate signal (S2). S2 is derived from a first serial arrangement of third transistor N2 of a second type (e.g., N-FET) receiving DATA and of fourth transistor N3 (N-FET) which receives CLK. A second serial arrangement provides ZERO of OUT. The second serial arrangement has first transistor N1 and second transistor N4. N1 and N4 are of a second, opposite, type (n-FET). N1 is gated by DATA and N4 receives CLK. The second serial arrangement is coupled to a gate of first transistor P1 of the first type (P-FET) without an intervening P-FET.
In input stage 110, the transconductance g(N2) of N-FET N2 is preferably higher than the transconductance g(P2) of serially coupled P-FET P2. It is convenient to have a ratio g(N2)/g(P2)=4. This provides a short fall time of node W2 when DATA goes to "1" and prevents contention. N-FET N2 is the transistor which receives DATA from input terminal. As mentioned above, the use of an N-type transistor is convenient because the gate voltage for logical "1" can be VCCL or VCCH. The voltage swing VCCL-ZERO (or VCCH-ZERO) of DATA is sufficient to switch N-FET N2. Therefore, additional circuitry is not required.
The function of electronic circuit 201 is described in reference to the signal timing diagrams of FIG. 4 and FIG. 6. When DATA goes to "1" (VCCL or VCCH) during tR1 (trace 2), node W2 is quickly pulled to "0" by N-FET N2. This makes P-FET P5 conductive and node W5 is pulled to "1" at VCCH. Output 62 of inverter 60 goes to "0". In first portion 120, N-FET N3 is non-conductive because of CLK=0 and P-FET P3 is non-conductive because of W5=1. When CLK goes to "1" (trace 7), N-FET N3 of becomes conductive and transfers the "0"-signal at node W2 to node 160 (signal S2). P-FET P3 (signal SI) and inverter N11/P11 (signal S3) do not contribute to node 160 so that CTRL becomes "0".
P-FET P1 (first switch 161) becomes conductive and pulls output node 103 to "1". First portion 120 is now switched on. N-FET N3 becomes conductive when its gate-source voltage VGS passes the threshold voltage Vt. This happens already during tR2 while CLK is increasing. Thus, a fast operation is achieved.
When DATA goes to "0" during tF1 (trace 4), node W2 is pulled up to "1" and node W5 is pulled down to "0". P-FET P3 becomes conductive (signal S1=1) and pulls node 160 to first reference line 191, thus setting CTRL to "1". P-FET P1 becomes non-conductive. First portion 120 is switched off. Output node 103 is released. This is an important aspect of the invention. In this moment, P-FET P1 (first switch 162) and N-FET N1 (second switch 162) are not conducting. Contention between both switches is avoided. Block 183 has the function of a latch. Block 183 keeps node 160 at CTRL=1 (signal S3), even when DATA would return to "1". Output 62 of inverter 60 goes to "1" so that N-FET N1 (second switch 162) of second portion 130 becomes conductive. When CLK goes to "1" (trace 7), N-FET N4 also becomes conductive. With N-FET N4 as third switch 152 and N-FET N1 as second switch 162 being conductive, output node 103 is pulled to "0" and OUT becomes OUT=0.
FIG. 8 is a simplified schematic diagram of the electronic circuit 202 in a second embodiment of the invention. Electronic circuit 202 is a modification of electronic circuit 201. In FIGS. 7-8, equal reference numbers denote identical components.
Control signal CTRL is derived in node 160 from intermediate signals S1=f(DATA), S2=f(DATA, CLK) and S3=f(CTRL, CLK). S2=0 switches first switch 161 (P-FET P1) on. S1=1 switches second switch 161 off. S3 retains a signal CTRL=1 as long as CLK=1. For CLK=1, S3 switches second switch 161 off. That means that second switch 161 can be switched off when CLK goes to logical "0" (FIG. 4, trace 9) or when DATA goes to logical "0" (trace 4).
Compared to electronic circuit 201 (FIG. 7), block 183 of electronic circuit 202 (FIG. 8) further comprises inverter 70 having input 71 receiving CLK and output 72 supplying CLK. N-FET N11 has its source coupled to second reference line 192 and its drain coupled to the gate of P-FET P11. N-FET N11 is gated by CLK. The combination of FETs N10, P10, N11 , P11 and inverter 70 (block 183) form a latch which can be reset. When CLK=1 then CTRL can be latched. If CTRL=0 and CLK goes to "0" than N-FET N11 causes P-FET P11 to drive CTRL to "1". Preferably, N-FET N11 has a much larger transconductance than P-FET P10. When P-FET P10 is conductive (CTRL=1) and CLK goes to logical "1" than P-FET P10 is overdriven by N-FET N11 and S3=CTRL toggles and switches off P-FET P1. If CTRL=1 than N-FET N11 and CLK have no influence on S3. When CTRL=1 then P-FET P1 (first switch 161) is non-conductive and first portion 120 is switched off.
Electronic circuit 201 (first embodiment) and electronic circuit 202 (second embodiment) switch first portion 120 off for DATA or CLK returning to ZERO. This is convenient for an environment in which DATA returns to ZERO before or after CLK. If DATA always envelops CLK, that means if DATA goes to "0" after CLK goes to "0" (traces 4 and 9 in FIG. 4), P-FETs P2, P3 and P5 are not required and can be disposed of. This will be further explained in connection with electronic circuit 203 of FIG. 9 (third embodiment).
Electronic circuit 202 (FIG. 8) as the second embodiment of the present invention is compared to prior art circuit 100' (FIG. 2). As an example, a simulation was performed for rise and fall times depending on setup times. The simulation method was SPICE. This simulation method are known in the art and a skilled person will obtain equivalent results by other simulation methods. It is assumed that the rise times tR1, tR2 and the fall times tF1, tF2 of DATA and CLK (FIG. 4), respectively, are tRF =1 nano seconds (ns). The output capacitance between output terminal 104 (104') and second reference line 192 (192') is around 0.35 pico farads. In the following, signals and times belonging to prior art circuit 100' are dashed. OUT and OUT' rise during rise times tR3, tR3 ' and fall during fall times tF3, tF3 '. The times tR3, tR3 ', tF3, and tF3 ' for OUT and OUT' are defined in the same way as tR1, tF1 (FIG. 4) for DATA. DATA rises or falls before CLK rises to "1". The data setup times tD1 (DATA rises) and tD2 (DATA falls, FIG. 4) are varied.
The simulation results are shown in tables 2 and 3 each having columns (1) to (5). Column (1) gives the setup times tD1, tD2 as a simulation parameter. In columns (2) and (3) the rise times tR3 for OUT (present invention) and tR3 ' for OUT' (prior art), respectively, are compared. In columns (4) and (5) the fall times tF3 for OUT and tF3 ' for OUT', respectively, are compared. In all cases, OUT, OUT' and CLK alternate between ZERO=0 volts and VCCH=3.6 volts.
The simulation of table 2 assumes that DATA alternates between ZERO=0 volts and VCCH=3.6 volts. DATA is transferred to OUT and OUT' without level shifting.
TABLE 2______________________________________(1) (2) (3) (4) (5)setup time DATA rises DATA falls______________________________________circuits circuit circuit circuit circuit202, 100' 202 100' 202 100'(invention (invention) (prior art) (invention) (prior art)andprior art)tD1, tD2 tR3 (ns) tR3 ' (ns) tF3 (ns) tF3 ' (ns)(ns) (OUT) (OUT') (OUT) (OUT')0 0.74 0.68 0.5 1.630.5 0.5 0.44 0.22 1.260.8 0.45 0.43 0.21 1.20______________________________________
A variation of the setup times does not lead to a significant improvement of rise times. For a setup time tD2 =0.5 nano seconds, the fall time tF3 =0.22 ns of electronic circuit 202 is around 5 times shorter than tF3 '=1.26 ns of prior art circuit 100'.
The simulation of table 3 assumes that DATA alternates between ZERO=0 volts and VCCL=1.8 volts so that the logical "1" level is shifted to VCCH=3.6 volts.
TABLE 3______________________________________(1) (2) (3) (4) (5)setup time DATA rises DATA falls______________________________________circuits circuit circuit circuit circuit202, 100' 202 100 202 100'(invention (invention) (prior art) (invention) (prior art)andprior art)tD1, tD2 tR3 (ns) tR3 ' (ns) tF3 (ns) tF3 ' (ns)(ns) (OUT) (OUT') (OUT) (OUT')0 1.29 1.47 1.27 1.870.5 0.94 1.12 0.88 1,680.8 0.89 1.09 0.83 1.65______________________________________
When DATA arrives simultaneously with CLK (tD2 =0), electronic circuit 202 shows an improvement in fall time tF3 by 0.6 ns (1.87-1.27) or 50% compared to prior art. For a setup time of tD2 =0.5 ns, the improvement is around 0.8 ns (1.68-0.88). That means, OUT of electronic circuit 202 falls twice as fast as OUT' of prior art circuit 100'.
FIG. 9 is a simplified schematic diagram of electronic circuit 203 in a third embodiment of the invention. Control signal CTRL is derived in node 160 from intermediate signals S2=f(DATA, CLK) and S3=f(CTRL, CLK). S2=0 switches first switch 161 (P-FET P1) on and S3 latches CTRL. Electronic circuit 203 of FIG. 9 is similar to electronic circuit 202 of FIG. 8. Reference numbers denote identical components as in FIG. 8. Electronic circuit 203 comprises less components as electronic circuit 202. P-FETs P2, P3 and P5 are left out. There is no intermediate signal S1. The use of electronic circuit 203 is restricted to environments in which DATA envelops CLK. This is not necessarily a disadvantage, but a chip area reducing simplification of a circuit. First portion 120 is switched off when CLK goes to logical "1". If DATA would go to "0" before CLK, then the signal C1 at the drain of N-FET N2 would not be high enough to switch off P-FET P1. In that case, contention would occur with P-FET P1, and N-FETs N1 and N4 conducting. Therefore, DATA shows no change while CLK=1.
The function of electronic circuit 203 is explained in reference to the signal timing diagrams of FIG. 4 and FIG. 6. To operate electronic circuit 203, DATA should envelop CLK. Suppose, that DATA=0 and CLK=0 (traces 1 and 6). N-FET N2 is non-conductive. N-FET N1 (second switch 162) receives DATA=1 from inverter 60 and is conductive. Serial coupled N-FET N4 (third switch 152) receives CLK=0 and is non-conductive. Second portion 130 is therefore switched off. DATA rises to logical "1" at VCCL or VCCL (trace 2). N-FET N2 becomes conductive and provides signal C1 at its drain as C1=0. N-FET N1 receives DATA=0 and is non-conductive. When CLK becomes CLK=1 (trace 7), N-FET N3 becomes conductive and transfers C1=0 as CTRL=0 to P-FET P1 (first switch 161). P-FET P1 pulls output node 103 to first reference line 191 and OUT becomes OUT=1. During CLK=1 (trace 8), CTRL=0 is latched by FETs N10, P10, P11. N-FET N11 receives CLK=0 and is non-conductive. OUT stays at OUT=1. When CLK goes to "0" again (trace 9), N-FET N11 becomes conductive. P-FEP P11 pulls CTRL to logical "1" which causes P-FET P1 to become non-conductive. Now, both switches (N-FET N1 and P-FET P1) are not conducting. When the cycle repeats, N-FET N1 is able to pull output node 103 down again. Contention is therefore avoided.
FIG. 10 is a simplified schematic diagram of electronic circuit 100 of FIG. 5 in a fourth embodiment of the invention. Electronic circuit 204 is a buffer type level shifter. Control signal CTRL is derived in node 160 from intermediate signals S5=f(OUT) of delay block 185 and S4=f(DATA, OUT) of block 184. In the following, the fourth embodiment is referred to as electronic circuit 204. The description of electronic circuit 204 adds details to the description of electronic circuit 100 of FIG. 5.
Electronic circuit 204 comprises N-FETs N1, N3, P-FETs P1, P2, P3 and inverters 80 and 90. Electronic circuit 204 has first reference line 191 at V3, third reference line 193 at V4, and second reference line 192 at VR. Input terminal 101 supplies DATA. Output node 103 supplies OUT to output terminal 104. For convenience, the signals at the gates of FETs P2 and N3 are referred to as signals C2 and C3, respectively. CTRL is the signal at the gate of P-FET P1.
P-FET P1 (first switch 161, dashed) is coupled at the source to first reference line 191. N-FET N1 (second switch 162, dashed) is coupled at the source to second reference line 192. The drains of P-FET P1 and N-FET N1 are coupled together to output node 103. The gate of N-FET N1 (second input 164) is coupled to input terminal 101. The gate of P-FET P1 (first input 163, signal CTRL) is coupled to input terminal 101 via the drain-source path of N-FET N3. In block 185 (dashed), P-FETs P2 and P3 are parallel coupled and have their sources at first reference line 191 and their drains at the gate of P-FET P1 (first input 163). The gate of P-FET P3 and input 81 of inverter 80 are coupled to output node 103 for receiving OUT. The gate of P-FET P2 is coupled to output 82 (signal C2) of inverter 80. In block 184 (dashed), inverter 90 is coupled with input 91 to output node 103 and output 92 to the gate of N-FET N3 (signal C3). P-FET P2 and P-FET P3 of block 185 have a much smaller transconductance than that of N-FET N3 of block 184. In blocks 185, inverter 80 is coupled to first reference line 191. In block 184, inverter 90 is coupled to third reference line 193. Inverters 80, 90 are also coupled to second reference line 192 which is not shown for simplicity. The signals at outputs 82 and 92 have therefore logical "0" at ZERO and logical "1" at VCCH and VCCL, respectively.
DATA=1 switches on N-FET N1 (second switch 162) which pulls OUT to logical "0" at ZERO. DATA=0 is transferred through N-FET N3 and switches on P-FET P1 (first switch 161). OUT is the feedback signal for blocks 184 and 185 which provide intermediate signals S4=f(DATA, OUT) and S5=f(OUT), respectively.
Suppose, a DATA=0 has been transferred to the gate of P-FET P1 via N-FET N3. P-FET P1 is conductive and pulls OUT to OUT=1 at VCCH. In block 185, OUT=1 at VCCH is applied to P-FET P3 which stays non-conductive. OUT=1 is inverted in inverter 80 to C2=0 with a first delay time. The length of the delay time is determined by inverter 80. C2=0 makes P-FET P2 conductive which provides intermediate signal S5=1. In block 184, OUT=1 at VCCH is inverted in inverter 90 to C3=0 with a second delay time. C3=0 makes N-FET N3 non-conductive. Intermediate signal S4 is not driven by N-FET N3. CTRL is composed only of S5=1 so that P-PET P1 gets non-conductive. First portion 120 (FIG. 5) is switched off.
Suppose, DATA becomes DATA=1 at VCCL or VCCH. N-FET N1 becomes conducting and drives OUT quickly to OUT=0. There is no contention because P-PET P1 has been switched off. Now, in block 184, OUT=0 at inverter 90 changes signal C3 to C3=1 at VCCL. Thereby, N-FET N3 becomes capable of transferring DATA at logical "0" to intermediate signal S4 and CTRL. However, DATA at logical "1" has a level of VCCL or VCCH. The gate source-voltage VGS of N-PET 3 is in that case VGS =VCCL-VCCL or VGS =VCCL-VCCH, respectively, which is smaller than the threshold voltage Vt of N-FET N3. N-FET N3 is operating in the subthreshold region and does not conduct when DATA is higher than VCCL. With signal OUT=0, P-FET P3 is conductive and retains intermediate signal S5=CTRL=VCCH at the gate of P-FET P1.
Suppose, DATA goes from logical "1" (VCCH or VCCL) to logical "0" (ZERO). Signal C3 is still at VCCL, so that VGS of N-FET N3 passes Vt. N-FET N3 becomes conducting and transfers DATA=ZERO as S4 to CTRL. Because of the different transconductances of P-FET P3 and N-FET N3, intermediate signal S5 at VCCH is weaker than S4 so that CTRL goes to ZERO. P-FET P1 pulls OUT to VCCH and the cycle can start again.
Preferably, P-FET P1 and N-PET N1 are dimensioned with substantially equal conductivities. As it is not shown in FIG. 10 for simplicity, OUT of electronic circuit 204 should be latched. This can be accomplished by circuitry well known in the art without changing the scope of the present invention. Electronic circuit 204 as the fourth embodiment of the invention does not receive CLK. However, a person of skill in the art will be able to add a clock signal as described above. For example, as third switch 152 an additional CLK-gated N-FET can be coupled serially to N-FET N1. For example, it is also possible to implement block 185 as shown in connection with the fourth embodiment into the first, second, or third embodiment.
The apparatus (electronic circuit 100) according to the invention amplifies DATA (first signal 170) to OUT (second signal 186). DATA alternates between logical "1" and "0" and assumes logical "0" during a first time interval. Electronic circuit 100 comprises first transistor P1 of a first type (e.g., P-FET) and a first transistor N1 of a second type (e.g., N-FET). DATA is amplified to OUT by the following steps:
1. DATA at logical "0" is transmitted through second transistor N3 of a second type (e.g., N-FET) but not through a transistor of said first type (e.g., P-FET) to a gate of transistor P1. Thereby P1 is made conductive.
2. A time delay is initiated when transistor P1 becomes conductive. The time delay is determined by inverter 90 which receives OUT. The time delay is shorter than the first time interval.
3. CTRL (control signal 121) is provided by inverter 80 at the end of the time delay to transistor P1. P1 becomes non-conductive.
4. Transistor N1 is made conductive when DATA assumes logical "1". Transistor P1 and transistor N1 are non-conductive after the time delay, so that contention is substantially avoided. When DATA is transmitted, transistor P1 becomes completely conductive and OUT goes to VCCH. VCCH is substantially equal to first supply voltage V3 which is applied to an electrode of P1.
Electronic circuit 100 amplifies DATA at first excursion 197 to OUT at second excursion 198. Electronic circuit 100 comprises first switch 161 which provides VCCH of OUT and second switch 162 which provides ZERO of OUT. The method has the following steps:
1. First switch 161 is switched on when DATA toggles in a first direction (e.g., from logical "1" to "0"). OUT toggles for a first time.
2. Control block 180 switches off first switch 161 after a delay time interval. The interval is initiated when OUT toggles for the first time. Inverter 90 having the function of a delay unit determines the duration of the time interval. The time interval is shorter than the time between DATA toggles in the first direction (e.g., "1" to "0") and DATA toggles in a second, opposite, direction (e.g., "0" to "1").
3. Second switch 162 is switched on when DATA toggles in the second direction (DATA goes, e.g., to "1"). Thereby, it is avoided that first switch 161 and second switch 162 are switched on at the same time.
In electronic circuits 201, 202, 203, and 204, OUT reaches a VCCH which is substantially equal to first supply voltage V3 at first reference line 191. This is higher compared to third prior art circuit from 2!. In electronic circuits 201, 202, 203, and 204, there is no P-FET in the input path between input terminal 101 and the gate of P-FET P1.
In the foregoing detailed description of the preferred embodiment, reference was made to the accompanying drawings which form a part hereof, and in which were shown by way of illustration specific embodiments in which the invention may be practiced. These embodiments have been described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that logical, mechanical and electrical changes may be made without departing from the spirit and scope of the present invention. The foregoing detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present inventions is defined only by the appended claims.
Especially, the idea of the invention was described for the first portion. It should be noted that the principles described herein are also applicable for the second portion. Electronic system 50 (FIG. 3) can be, for example, a portable multifunctional computer (known as Personal Digital Assistants, PDA), a cellular phone, or an other device with crucial power consumption. Shifting circuit 30 can be implemented with the same technology as first block 10 and second block 20. Therefore, electronic system 50 can be integrated into a single integrated circuit.
|Cited Patent
|Filing date
|Publication date
|Dec 7, 1981
|Feb 28, 1984
|Rca Corporation
|Sense amplifiers
|Feb 9, 1988
|Aug 22, 1989
|Fujitsu Limited
|Voltage level setting circuit
|May 16, 1988
|Sep 19, 1989
|Motorola, Inc.
|Voltage level conversion circuit
|Sep 4, 1990
|Oct 22, 1991
|Motorola, Inc.
|Logic level shifting circuit with minimal delay
|Dec 16, 1992
|Aug 23, 1994
|Elantec, Inc.
|Level shifter circuit
|Sep 30, 1993
|Mar 7, 1995
|Sgs-Thomson Microelectronics, Inc.
|Latch controlled output driver
|Apr 25, 1994
|May 16, 1995
|Nec Corporation
|Level conversion output circuit with reduced power consumption
|Jul 29, 1994
|Nov 21, 1995
|Sun Microsytems, Inc.
|Low-power, logic signal level converter
|Dec 19, 1994
|Dec 5, 1995
|Advanced Micro Devices, Inc.
|Negative feedback to reduce voltage oscillation in CMOS output buffers
|Mar 1, 1995
|Apr 9, 1996
|Lin; Jyhfong
|Low-voltage low-power dynamic folded sense amplifier
|May 10, 1995
|Jun 18, 1996
|Micron Technology, Inc.
|Low power, high speed level shifter
|Feb 21, 1995
|Jul 30, 1996
|Nec Corporation
|Signal level conversion circuit for converting a level of an input voltage into a larger level
|Mar 24, 1994
|Oct 15, 1996
|Maxim Integrated Products
|Method and apparatus for logic signal level translation to a semiconductor switch
|Title not available
|7 221626 Kokai, published Aug. 18, 1995, filed Jan. 27, 1994. *Assuming That AR document is AM Document.
|7-221626 Kokai, published Aug. 18, 1995, filed Jan. 27, 1994. *Assuming That AR document is AM Document.
|Citing Patent
|Filing date
|Publication date
|Sep 4, 1997
|Nov 16, 1999
|Rohm Co. Ltd.
|Input circuit of counter circuit, and integrated circuit for frequency synthesizer using the same
|Jan 12, 2006
|Oct 30, 2007
|International Business Machines Corporation
|Voltage translator circuits using capacitive techniques
|Jul 10, 2012
|Analog Devices, Inc.
|Low power fast level shifter
|Jan 12, 2006
|Jul 12, 2007
|Short Kenneth D
|Voltage translator circuits using capacitive techniques
|Jun 10, 2011
|Jan 5, 2012
|Analog Devices, Inc.
|Low power fast level shifter
|U.S. Classification
|327/333, 327/55, 327/54
|International Classification
|Cooperative Classification
|European Classification
|Dec 4, 1996
Owner name: MOTOROLA, INC., ILLINOIS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SHOR, JOSEPH;ENGEL, EYTAN;BARON, NATAN;REEL/FRAME:008350/0890
Effective date: 19961121
|Dec 4, 2001
|Maintenance fee reminder mailed
|May 13, 2002
|Lapse for failure to pay maintenance fees
|Jul 9, 2002
|Expired due to failure to pay maintenance fee
Effective date: 20020512


text:
Is Yahoo's `All Hands on Deck' Rule a Good Call?
March 1 (Bloomberg) -- The Muse Founder and CEO Kathryn Minshew discusses Yahoo CEO Marissa Mayer's changes to the company's work-from-home policy. She speaks on Bloomberg Television's "Street Smart." (Source: Bloomberg)
Most Recent Videos
Jim Messina on DNC: Charlie Rose
35:55 - Former President Bill Clinton spoke at the Democratic National Convention in Philadelphia in support of his wife's candidacy on Tuesday. Republican presidential candidate Donald Trump created a new controversy today urging Russia to hack into Hillary Clinton's missing emails. The comment sparked outrage from the Clinton campaign which accused him of inciting Russian espionage. We are joined by Jim Messina who served as President Obama's campaign manager in 2012. (Source: Bloomberg)

subset: commoncrawl


text:
Related Links
Relevant offers
Paul Perez scored two tries to help Samoa beat New Zealand 26-15 to claim its first Dubai Sevens title, the second leg of the International Rugby Board's Sevens World Series.
Perez scored his first try after only 20 seconds and added a second three minutes later for a 12-0 lead.
Ben Lam pulled New Zealand within seven points, before Samoa's Lio Lolo picked up dropped ball from New Zealand captain DJ Forbes and ran in a long try for 19-5. Forbes redeemed himself with a try just before halftime to close the gap to 19-10.
New Zealand's Kurt Baker made it 19-15 just after halftime, but Samoa put the match out of reach when Tulolo Tulolo scored a try with less than four minutes remaining.
''It was a very exciting moment for the boys. They played very well,'' Samoa captain Afa Aiono said.
''There are a lot of new guys on the team. They stepped up and believed they could do the job.'' Aiono, who didn't play in final after earlier being suspended for three matches for an undisclosed violation, heaped praise on Perez.
''He's been a really good player since he came into the sevens and he has a lot of input in the team,'' Aiono said. ''He is the other most experienced guy on the team.
"He has done a really good job.'' New Zealand Coach Gordon Tietjens put the loss down to sloppy play from his side.
''We made too many mistakes,'' he said.
''They got off to a flyer - 20 seconds into the game scoring a try. Another two tries were from mistakes.
"It's pretty hard to turn around a game like that. We got within four and added a little bit of extra pressure and then we made another mistake.''
Tietjens said he is happy the team reached its second final in the first two tournaments, giving it a six-point lead over Fiji, Kenya and Samoa in the title race. It won its 10th series title last year. ''Two second places. We are leading the world series at the moment.
"It's disappointing not to win one but it's not end of the world,'' he said. ''You could go through the entire world series, be pretty close and not win a tournament.''
Forbes said the loss hurt a little more because of his Samoan heritage. ''Half my family were cheering for Samoa, so going back there will be a little bit of bragging rights,'' he said.
''You go back home and they will say Samoa is one-up on us and things like that. It is still a game of rugby, so any team we lose to it's disappointing.'' Kenya beat France 15-12 in the playoff for third place. Samoa beat Wales 19-7 in the quarterfinals before edging out France 12-5 following a late try.
New Zealand, which finished the group stage undefeated, routed Portugal 28-7 in the last eight and Kenya 27-7 in the semifinals.
England, which won the past two Dubai tournaments, beat Spain 26-5 for the lowly Shield title after being humbled by Portugal in the group stages and losing to Argentina in the bowl quarters. It is tied for 12th in the series with Spain.
Another powerhouse, Australia, also struggled, losing to Scotland in the bowl quarters and 40-12 to England in the shield semis. In the first final of the inaugural women's series, New Zealand thrashed South Africa 41-0.
Sponsored links
Hurricanes back-up hooker Ricky Riccitelli undaunted by prospect of replacing Dane Coles
Sanderson hat-trick guides New Plymouth to win in battle of the Rangers.
Coastal Cobras beat Waitara Bears to secure spot in the finals
In-form Jordan Ngatai in line to pick up NZ Breakers roster spot for ANBL season
Record relay run discounted as New Zealand under-20 sprinters disqualified
Give the Hurricanes the title now
Batman crossing the Tasman to fight on Green undercard
Chiefs eye blockbuster Super Rugby semifinal against Hurricanes after sweeping Stormers aside
New York Minute blitzes rivals on home track
Chiefs hammer Stormers in Super Rugby quarterfinal in Cape Town
Opunake Cup winner Longchamp heading to Group I Makfi
Allan Sharrock taking patient approach with exciting Pukekura winner Ladies First
Now is the hour for Chiefs, as Super Rugby quarterfinals arrive
Chiefs coach Dave Rennie says 'archaic' Super Rugby playoffs eligibility rule needs to change
Cracks already starting to show in incomplete Vickers to City upgrade won't be fixed for months
Families leaving pets behind as animal rules make renting in New Plymouth tough
Community pitches in with plans to upgrade Inglewood's Jubilee Park
Lotto winners buy ticket in Hawera
Trains delayed as truck blocks railway line in Stratford
Google turns NZ streets into a giant game of Pac-Man
'Dare to believe' speech aids Taranaki bowlers
Upsets in opening round of club rugby
Chaos the dog is back from the brink
Losing hair supporting loved-ones
South Taranki iwi receives Crown apology
Taranaki paracyclist chops wood to raise funds
Petitioner says DHB has 'ripped' out service
Trains delayed as truck blocks railway line in Stratford
Taranaki's Arthur May celebrates 70th birthday, joins ranks of New Zealand's oldest citizens with down syndrome
Access to Taranaki's iconic Whitecliffs walkway on shaky ground
Labour leader Andrew Little's New Plymouth billboard defaced by vandals
Families leaving pets behind as animal rules make renting in New Plymouth tough
Hurricanes back-up hooker Ricky Riccitelli undaunted by prospect of replacing Dane Coles
New Plymouth's CBD proves a success and shows growth
Lotto winners buy ticket in Hawera
Cracks already starting to show in incomplete Vickers to City upgrade won't be fixed for months
Hawera supermarket to be built on a carpark
In-form Jordan Ngatai in line to pick up NZ Breakers roster spot for ANBL season


text:
Love the combination of modern and traditional in this look at the Veuve Clicquot Polo Classic. The romper and wedge sneakers are very summer 2012, but the mix of ivory cotton and pale brown leather shoes goes back to the 1920s.
Your email address will not be published. Required fields are marked *
Name *
Email *
Inspiration that will keep your wardrobe from getting too "basic" this summer: Lynn Yaeger, who… instagram.com/p/BISnWZRgk88/
New blog post (via @StreetStyleNews): Lynn Yaeger at Chanel Couture FW2016 bit.ly/2a96KIb
Great summer entertaining tips from @Zac_Posen and @JaneKeltnerdeV Hosting the Perfect Summer Dinner Party glamour.com/story/zac-pose…
The magic hour in New York Harbor. #sailing #NYC @ ONE 15 Brooklyn Sail Club instagram.com/p/BIGxNpYALrs/
Tonight at Peter Luger #nyceats #food #steak @ Peter Luger Steak House Est. 1887 instagram.com/p/BIEJ2EegM4Y/


text:
- Tickets >
- Concerts Tickets >
- Hard Rock / Metal Tickets >
- GWAR Tickets >
- GWAR April 23 Tickets
Tuesday, April 23, 2013 07:00 pm
Greenville , SC
The Handlebar
304 East Stone Ave
Loading Tickets...
The Handlebar
Sorry, no GWAR tickets were found for April 23,2013 in The Handlebar, but other tickets may still be available.
Try the following:
GWAR - Get yours Today!
We do our best to give our Greenville as well as Toledo, Colorado Springs and Chicago customers the finest in quality service on April 23 GWAR tickets and all upcoming events tickets.Here is your premier concert guide for GWAR tickets April 23 in addition to tickets for South Carolina major concerts; besides, you can guarantee Parc Jean, The National and Concord Music Hall seats for any of hot concerts you want to attend.We carry GWAR tickets Greenville April 23 and tickets for every main concert that appears in The Handlebar in addition to Newport Music Hall, The Reverb and The Ritz Ybor concert tix and tickets for more music shows.


text:
Dec 23 The U.S. Food and Drug Administration said on Monday it has approved Novo Nordisk's drug Tretten to prevent bleeding in patients with a rare blood clotting disorder known as congenital Factor XIIIA-subunit deficiency.
Patients with the disorder do not make enough of the Factor XIII protein that is important for normal blood clotting, the FDA said. Factor XIII is composed of subunits A and B. Factor XIII deficiency is usually caused by a deficiency of the A subunit.
Tretten was studied in 77 patients with the disorder and was effective in preventing bleeding in 90 percent of the patients when given monthly, the FDA said. Side effects included headache, pain in the extremities and at the injection site.
Our top photos from the past week. Full Coverage
Reuters special election issue
The key to understanding what's going on lies not with personalities, campaign strategies or party rules but rather with the voter. PDF Document
Trending On Reuters
Patents & Entrepreneurial Universities
Measuring and evaluating academic innovation


text:
Real news. Real funny.
Real news. Real funny.
If you can read this, either the style sheet didn't load or you have an older browser that doesn't support style sheets. Try clearing your browser cache and refreshing the page.
You might try our Headline Search for easier navigation here.
These links may be stale and generate errors. Can't do much about it. Tastes like chicken.
NEW To Fark? Find Out HOW TO FARKX
Sun November 04, 2007
Sat November 03, 2007
Fri November 02, 2007
Thu November 01, 2007
Wed October 31, 2007
Tue October 30, 2007
Mon October 29, 2007
Displayed 145 of about 931 links -- join TotalFark to see them all
Submit a Link »
In Other Media
Stories from our partner sites:
America's 10 Least Violent States
Terrible Tattoos: 5 Craziest Crimes o...
Manning Could Be Punished in Wake of...
Once-Reviled 'Freak' Fish Gets a New...
More news at Newser »
Bikini-Clad Police Officer's Instagra...
Why One LA Mom Is Embracing 'Hypno-Pa...
Real-Life Lego Person Is A Hideous, G...
Woman Claims 'Sexual-Style Assault' B...
More news at HuffPostWeirdNews »


text:
Publishers Weekly - Publisher's WeeklyCollier and Horowitz (The Kennedys, The Rothschilds) vividly depict the career of Henry Ford, the quirky turn-of-the-century automobile inventor who put America on wheels with his homely everyman-type car, the Model T, in the 1920s``the first and last great giant of the auto industry.'' He appointed his only son, Edsel, head of the company but tormented him by limiting his authority, promoted anti-Semitism and hired a union-busting tough, Harry Bennett, who nearly took over the company. This saga pulls at the emotions while instructing readers about harsh business realities and human frailty as we watch Edsel's four children and numerous grandchildren contend with celebrity and great wealth, ill health, alcoholism, family jealousy, sense of failure and marital unhappiness. Finally, we're shown Henry Ford II, who after World War II assumed authority as his father never could, and become a national figure by leading the Ford Motor Company to great renewed successat a great personal price. Major ad/promo; BOMC selection; author tour. (October)
Fords: An American Epicby Peter Collier, David Horowitz
The Fords: An American Epic is the dramatic story of three generations of Fords and of the dramatic conflict between fathers and sons played out against the backdrop of America's greatest industrial empire.
The Fords: An American Epic is the dramatic story of three generations of Fords and of the dramatic conflict between fathers and sons played out against the backdrop of America's greatest industrial empire.
Editorial Reviews
Library JournalThe team behind family biographies of the Rockefellers and the Kennedys turns to Detroit's automobile dynasty. Henry Ford, his son Edsel, and Harry Bennett are the principals in the book's first half, as an empire is founded, then begins to totter. The authors say nothing new but tell the story well. In part two, the ascendancy of Henry II, the authors examine the lifestyles of rich and famous Fords in titillating, entertaining detail. Drawing upon interviews with family and associates, they bring forth portraits of a grasping Lee Iacocca and an anti-heroic Henry Ford. Similar to Robert Lacey's Ford ( LJ 9/1/86), but slicker, this will be in demand. Robert F. Nardini, M.L.S., North Chichester, N.H.
Product Details
- 9780671540937
- Publisher:
- Simon & Schuster Adult Publishing Group
- Publication date:
- 10/20/1987
- Pages:
- 496
Customer Reviews
Average Review:
Write a Review
and post it to your social network
Most Helpful Customer Reviews
See all customer reviews >


text:
'Teenage Mutant Ninja Turtles' Star Noel Fisher Engaged to Girlfriend
Actor Noel Fisher, who made appearance on "Shameless" and "The Twilight Saga's Breaking Dawn Part II", is engaged to marry his actress girlfriend Layla Alizada. According to Us Weekly, the actor proposed to his girlfriend when they were in a romantic getaway a few months ago.
"Noel asked Layla to marry him when they were vacationing at the St. Regis in Bora Bora in mid-May," a source said of the proposal. "They're thrilled!" Fisher and Alizada met for the first time on the set of "Godiva's" in 2005.
Fisher most recently played Michaelangelo in "Teenage Mutant Ninja Turtles" alongside Megan Fox and Whoopi Goldberg among others. Although he plays Michaelangelo in the movie, the 30-year-old star actually liked to pretend he was Donatello when he was a kid.
"More often than not, I was Donatello. I really loved Donatello as a kid," he told MTV News recently. "I just really had an affinity for the bowstaff for some reason. I don't really know why. Maybe because it was the most easy toy to replicate with, like, a stick that I found somewhere. Just a practical choice at that point. I loved finding some branch somewhere and running around my backyard whipping it around fighting Foot soldiers. It's a lot harder to do with nunchucks. You gotta make those things."
- 'Suicide Squad' Director Addresses Joker Fan Theory
- Blac Chyna Gets Love From Kim While Attending a Kardashian Family Event Sans Rob
- Khloe Kardashian Slams Donald Trump as Elizabeth Banks Likens Him to 'Hunger Games' Character
- Not a Wise Spender, Kylie Jenner Is Reportedly Nearly Broke
- 'Suicide Squad' Star Ike Barinholtz Welcomes Second Baby With Wife
- T.J. Miller Parties Hard in First 'Office Christmas Party' Trailer
- Watch Stephen Colbert Crash and Get Kicked Off DNC Stage During 'Hunger Games' Spoof
- Kendall Jenner on Freeing Her Nipples: 'I Don't See What the Big Deal Is'


text:
lpn jobs near Austin, TX
Refine your searchClear Filters
Date Added
More Filters
Licensed Vocational Nurse LVN
VIVA Pediatrics - Austin, TX
Responsible for providing and documenting skilled nursing care, under the supervision of a Registered Nurse, in accordance with developed care plan and...
LVN 10:00 p.m-6:00 a.m. Weekends
Longhorn Village - Austin, TX
Ensures preventive, therapeutic and rehabilitative services to residents and assists in the coordination of nursing care....
LVN 10 pm-6:00 am in Skilled Nursing
Longhorn Village - Austin, TX
The LVN administers medications, performs treatments and procedures, obtains specimens as needed, and completes documentation as required....
LVN PRN Crisis Care/"On call" - Austin/Hill Country
AccentCare - Austin, TX
To see full job description, click here....
Staff LVN
Briarwood Detox Center - Austin, TX
Administers medications [oral, intramuscular, subcutaneous, etc]. Performs focused nursing assessments and other appropriate aspects of care within LVN scope of...
Triage Nurse - LVN or RN
Texas Diabetes & Endocrinology, P.A. - Central Austin, TX
Triaging telephone calls and occasional walk-in triage for multiple providers. Implementing appropriate follow up based on practice procedures and practitioner...
StaffTime - Austin, TX
*Flexible schedule, You could work 1 day or 5 days a week*. StaffTime is seeking talented Register Nurses or Licensed Practical Nurses(LPN) /Licensed Vocational...
Licensed Vocational Nurse
Pedia Pros Home Health, Inc. - Austin, TX
Pediatric private duty nurses with experience needed all throughout the Austin and outlying areas. Various shifts and patient acuity levels....
Full-time Licensed Vocational Nurse Field LVN
Standards Healthcare - Austin, TX
Standards Healthcare is seeking a full-time LVN for field work the Austin and surrounding areas. Employee will be responsible for managing a census of
PRN Licensed Vocational Nurse Field LVN
Standards Healthcare - Austin, TX
Standards Healthcare is seeking part-time and PRN LVN's for field work for the Austin and surrounding areas. Employee will be responsible for managing a


text:
Member Dues
$12.00/year - optional
Members are not required to pay dues, but are encouraged to chip in.
Cancel dues at any time.
Dues are billed each year.
The purpose of this group is to bring local writers together for friendship, community, support, socialization, constructive criticism and discussion. The goal is to improve writing skills, handle writer's block, and increase the joy and time spent actively writing. Come see what the group is about! Everyone is really nice.
1,668 Shutterbugs
785 Ann Arbor RPG and D&D
2,274 Seekers
1,158 Seekers
4,603 Adventurers
1,234 Daters
Meetup members, Log in
By clicking "Sign up" or "Sign up using Facebook", you confirm that you accept our Terms of Service & Privacy Policy


text:
|Find a Breeder
|Puppies For Sale
|Dog Trainers
|Hunting Preserves
|Dog Pedigrees
|Post a Classified
More German Shorthaired Pointer Puppies and Dogs for sale.
GSP Champion line pups Ragin Cajun Kennels in Indianapolis, Indiana
Started 3yo GSP Female Suma German Shorthaired Pointers in Springfield, Missouri
Six week old GSP Puppies. Diamond D Kennels in Lucedale , Mississippi
AKC German Shorthair Pointers KC Maple Ridge Kennels in Cresco, Iowa
AKC Field Champion Bred Shorthair Puppy Brandywine Kennels in Washington, Kansas
German Shorthaired Pointer puppies EarlyRays German Shorthaired Pointers in Cochranton, Pennsylvania
Trained German Shorthaired Pointers Outback Kennels in Kensington, Kansas
German Shorthaired Pointer Pup Ma... Outback Kennels in Kensington, Kansas
Beautiful 10 week old GSP Puppies!!... Diamond D Kennels in Lucedale , Mississippi
GSP 2 FEMALES MASTER HUNTER SIRED Moody Creek Shorthairs Kennels in Rigby, Idaho
well breed pups Hunting Dog Breeder in Walnut, California
LITTER ANNOUNCEMENT BrownHead Kennels in Logan, Ohio
AKC GSP puppies/Outstanding breedi... UPLAND HILLS KENNEL in SEQUIM, Washington
Male Pup GermanPointers.NET- German Shorthaired Pointers in Los Angeles, California
GSP pups for sale Live Action Shorthairs in Alabama
German Shorthaired Pointer Puppies Thump's Black River in Denmark, Wisconsin
HIGH QUALITY GSP PUPS/PROVEN LITTER... Red River Kennels in Fergus Falls, Minnesota
NSTRA Champion sired puppies Old Hickory Shooting Preserve and Kennels in Pulaski, Tennessee
Champion Lines,AKC -GSP pups UPLAND HILLS KENNEL in SEQUIM, Washington
Female Pup GermanPointers.NET- German Shorthaired Pointers in Los Angeles, California
FC Sired GSP Puppies Elkviewkennel.com in Springfield, Illinois
Young Confirmation Trained German S... Ocean Point Kennels in Edgecomb, Maine
German shorthaired pointer puppies,... Black Sage kennels in lindon, Utah
German Shorthair Pointers Cypress Farms in Linden, North Carolina
Que AZKABAN KENNELS REGISTERED in Henderson , North Carolina
Fieldmaster's Shorthairs Summer 2014 Litter - German Shorthaired Pointers in Hagerstown, Maryland - Fieldmaster's Shorthairs
Summer 2014 Litter
2 Males available
Line Bred Von Handleburg (Old Greif breeding)
Pure Birddogs - Style - Power
Look close at how this litter is bred.
Rocksolid Pard
( FC /AFC Grand Funk's Rocky Road SH X Rocksolid Presely )
Rocksolid Lucky
( Rocksolid Pogi Too x Rocksolid Cruella )
Ad location: Hagerstown, Maryland
Ad created: Jul 02, 2014
Contact Information
Contact Name: Robert Grove
301-745-5472Contact breeder through email Click here to visit website
Fieldmaster's Shorthairs Breeder Information


text:
- Home
- →
- Occupations
- -
- Other
Ethnic Coach Female Christmas Ornament
Personalized Christmas Ornament
Dimensions: 1 1/2" x 3 3/4"
Material: Resin
She lives for physical fitness exercises and makes sure that her team is in tip top shape to take the field, reducing the amount of injuries on the team. Her advice leads to an exploding offense and tough as nails defense. Whether she is a personal trainer or greatest school team coach ever, this personalized African American coach ornament is a gift that will get her attention! Give this personalized African American coaching ornament to any African American female who inspires you to push yourself and demands the best from your children on the field. Makes a great thank you gift for a championship sports season!
Customer Reviews
Read what our customers say about our Personalized Christmas Ornaments and their shopping experience!Hover over testimonials to stop scrolling
11/26/2015 - "I loved the glass ornament! Very cute and liked the personalization. It was an ornament for my granddaughter's first Christmas. Her Mom and Dad love it! Janis F."
12/5/2015 - "Very pleased with the product and the delivery of it. Would highly recommend. Anonymous Respondent"
11/16/2015 - "Nice shop. Lots of choices. Debbie S."
12/4/2015 - "Love the quality of these ornaments and the prompt delivery. Anonymous Respondent"
1/13/2016 - "Love all the options. Laurie S."
11/29/2015 - "I was very satisfied with the assortment of ornaments to select and I love the personalization and quality of the ornament. Brenda B."
11/22/2015 - "Beautiful ornaments and best selection of single parent ornaments available. Easy checkout process. Wish there were more shipping options. Amy H."
8/12/2015 - "I have purchased ornaments from this website for years. I keep coming back because you always have what I have in mind for the perfect gift! Debbie M."
12/2/2015 - "Wonderful selection of personalized ornaments! Had just what I was looking for for this year! Victoria B."
11/21/2015 - "Car Family 5 met more than my expectations. The quality is very good. I am sure my family will love it.I was disappointed that Front Door Family of 6 was not available anymore. I hope they will get some before Christmas. I would be interested to buy it whenever it is available. When I received my catalog it I thought it would be perfect of my family that moved this year and have 4 children. I am still hoping it will be available for this year! Bettie B."


text:
Champions League: Barcelona vs Spartak Moscow - Preview
Lionel Messi started from the bench in Barcelona`s convincing win over Getafe at the weekend after his international exertions, but the Argentina captain is expected to reclaim his place in the starting line-up for the Catalans` 2012-13 Champions League bow. Fellow forward David Villa will also be in contention after scoring from the bench in Saturday`s 4-1 victory.
Spartak coach Unai Emery must decide whether to keep faith with striker Artem Dzyuba as the focal point of his favoured 4-2-3-1 line-up, particularly since substitute Emmanuel Emenike replaced him in the club`s last run-out and scored to help the Russians to a 2-2 draw away to Kuban.
Probable lineups
Barcelona: Valdes, Alves, Pique, Mascherano, Adriano, Xavi, Busquets, Fabregas, Pedro, Messi, Villa.
Spartak Moscow: Dikan, Kombarov, Insaurralde, Suchy, Kombarov, Romulo, Kallstrom, McGeady, Ari, Bil`yov, Dzyuba
More from India
More from World
More from Sports
More from Entertaiment
- Rajinikanth's 'Kabali' releases early morning at 6 am in Mumbai!
- Jharkhand: Zee Media honors ten environmentalists with Green Warrior Award
- DNA: Why nationalist reporting trigger protest in Gurez valley?
- DNA: Why nationalist reporting trigger protest in Gurez valley? - Part II
- DNA: Why nationalist reporting trigger protest in Gurez valley? - Part III
- Google honours legendary singer Mukesh with a doodle on 93rd birth anniversary
- Start Brexit negotiations as soon as possible: Hollande urges Britain
- 'Months before her assassination, pro-Khalistan leader had predicted Indira Gandhi's killing'
- 'Kabali' mania grips nation: Here's why Rajinikanth is the one and only Thalaiva
- 1st Test, Day 1: Virat Kohli's brilliant ton puts India on top against West Indies
Top Videos
Nawaz Sharif's dream of making Kashmir a terror hell will never come true, says Sushma Swaraj
Munich attack: 18-year-old German-Iranian gunman kills 9 at shopping mall
BJP protests against BSP over 'foul language' used for Dayashankar Singh's daughter
Rajnath Singh arrives in Kashmir, meets civil society delegation


text:
|Three games this week. We got to see a little of everything; the Knicks clicking and looking like a real team, and then 2 days later the Knicks looking like a team that's given up. I'll try not to make this too negative, but the Knicks have lost 14 of the last 17 games so there isn't too much to be positive about.
|Last weeks Rank
|Porzingis, Kristaps
|Pretty good week for Porzingis, we saw some good shooting nights, some excellent blocks, and a classy response to a prom proposal. I like this guy more every day.
|Anthony, Carmelo
|I think it's about time to start calling Melo our best PG. His shot is off again, and I'm really worried that Rambis is going to destry what's left of Melo's knees with all the minutes he's been getting in meaningless blowout games.
|Lopez, Robin
|Robin is still looking for his offense, which is really great. He's been better than people have been giving him credit for.
|Galloway, Langston
|Langston puts up decent numbers on the bench. Every time he starts he looks kind of overwhelmed and the Knicks get blown out.
|Thomas, Lance
|Quiet week for Lance. I miss December 2015 Lance.
|5 Continue reading
Author: thenewyorkknickspodcast
Episode 329: Chatting with Jim Cavan
2015/16 Knicks Roster Power Rankings – Week 18
|I included the Wizards game in this weeks rankings since doing a rankings on 1 game would be dumb. So now we get to add two losses and a win to that Wizards game. The Knicks added Jimmer, which sadly enough is the only bright spot. The team looks demoralized and the playoffs look like a pipe dream. Here's your damn rankings.
|Last weeks Rank
|Anthony, Carmelo
|Melo is looking really frustrated lately. You can imagine why. He's playing really well lately, assisting at a career high rate and .1 rebounds away from a career high rebound rate, but most of the team, as usual, stinks.
|Lopez, Robin
|The last two games Robin has looked crazy good. It's amazing what happens when you get your center involved on the offensive end, something Chandler never got to experience.
|Porzingis, Kristaps
|The shot is still up and down and now the rebounding has come down a bit, but Porzingis is clearly the 3rd best player on this team.
|Galloway, Langston
|I'm trying to forget about his zero point performance against the Raptors (1 of 3 Knicks guards to do that on the same night!). At least he can defend, something the rest of the backcourt can't claim.
|Thomas, Lance
|Lance didn't get zero points against the Raptors, but he did against the Nets on 0-5 shooting. That's still good enough for a top 5 spot this week. That's how bad this team has been. Continue reading
Episode 328: Catching up with John Henson
Today Jay and John Henson from ABC's Wipeout talk about the development of Porzingis, the Knicks strategy for the summer, the guard situation, being a Knicks fan in LA, Blake Griffin, the mess that is the Houston Rockets, Derrick Rose, and more. After that Marc jumps in for listener questions and a mini rant about the Raptors game.
Episode 327: Mid Season Grades
Marc and Jay give their mid season grades for each player, Fisher loves other players girls, trade deadline rumors, all star weekend, and more
2015/16 Knicks Roster Power Rankings – Week 16
|The Knicks lost every game this week, no one is playing particularly well, and now coach Fisher has been fired. Greek Salad hasn't been resigned yet so we're back down to 14 players on the roster.
|Last weeks Rank
|Lopez, Robin
|Lopez started off the week with a great game agains the Celtics and a Monster game against the Pistons. He also played 30 minutes or more in every game this week. He didn't do anything against the Nuggets, but no one strung together 4 good games this week and that 26 and 16 game against Detroit was most impressive. Good enough for Lopez first #1 ranking of the season.
|Porzingis, Kristaps
|Porzingis did the opposite of Lopez, played poorly against Boston and Detroit and then looked amazing against Memphis and Denver. Imagine one day all our guys played well at the same time?
|Afflalo, Arron
|This is representative of how bad the Knicks have been. Afflalo didn't have a very good week and moved up 2 spots.
|Anthony, Carmelo
|Oh my lord did Melo shoot bad this week. He said it's because his knee is hurting which is just great. Years 1 and 2 of his max contract have been disasters. Good thing Melo got to the line, rebounded, and passed to make up for his shooting, but now he's starting to miss a bunch of games so I'm getting pretty nervos.
|Galloway, Langston
|Galloway had a nice showing against Detroit, but was absolute trash in the games he started this week. Continue reading
Episode 326: Goodbye Derek Fisher
Jay, Martin, and Stats Guy III talk about the firing of Derek Fisher, Kurt Rambis taking over, potential moves, the last 4 games the Knicks played, predictions for the next 6 games and much more
2015/16 Knicks Roster Power Rankings – Week 15
|This is the first week this season in which the Knicks have a full roster of 15, after signing Thanasis Antetokounmpo. Other than that, this week was pretty much what you'd expect; losses to Toronto and OKC and a win against the wretched Suns. This is a hard week to rank and no one really played particularly well in the two losses.
|Last weeks Rank
|Anthony, Carmelo
|After sitting out against Toronto, Melo came back with back to back double doubles, and was 2 assists shy of a triple double against the Suns.
|Galloway, Langston
|Solid week for Langston in Calderons absense. Shooting is erratic, but defense and ball movement have been decent.
|Lopez, Robin
|Consistently one of the best +/- on the team. Odd that he only plays 24mpg.
|Porzingis, Kristaps
|We learned this week that Porzingis is a lot slower than Dramond Green. A LOT.
|Afflalo, Arron
|How can Afflalo look so good some games and so completely terrible in others? Continue reading
Episode 325: Mike Woodson and Derek Fisher
Marc and Jay are joined by Mike Woodson and Derek Fisher to talk about the last 4 games, coaching, how to properly answer questions, sleeping with players wives, and much more
2015/16 Knicks Roster Power Rankings – Week 14
Once again the Knicks hit .500 and once again go on a losing streak. Melo played hurt and then didn't play. Lance missed some games and we realized how much he means to the team. The rankings look pretty different this week due to injuries and some up and down play. The OKC game is included in these rankings because I'm doing this a day late this week.
|Last weeks Rank
|Williams, Derrick
|Yeah I went there. Who else had a better week than Williams? Back to back double doubles with 19 and 21 points, yes please.
|Lopez, Robin
|Monster game against the Jazz, and respectable showings the rest of the week.
|Galloway, Langston
|Galloway almost saved the day in OKC. Watch him finally get his groove and get thrown into a Jeff Teague trade.
|Porzingis, Kristaps
|Shot is still sporadic, but pretty much every game he does something that makes me giddy.
|Anthony, Carmelo
|Melo started off the week hot but was progressively more hobbled each game, culminating in a DNP against OKC. If the Knicks are going to make a playoff push Melo has to get healthy fast. Continue reading


text:
NECN, a regional cable network serving viewers in all six New England states, has chosen the Volicon Observer Enterprise to provide automatic, 24/7 video monitoring and recording for its two HD channels.
By providing Web access to any authorized user who needs to view the aired video, the Observer Enterprise has given NECN a method for performing a variety of tasks, including advertising verification and programming evaluation.
The Observer Enterprise is a digital video logging and monitoring solution that offers an enterprise-grade automated record-and-search capability for a wide range of compliance, media monitoring, quality management and content verification tasks.
The system continuously records and creates a log of all aired content over NECN's two HD channels that can be easily searched upon and accessed by any user in the operation using either the Observer's streamlined new multiplatform Microsoft Silverlight-based interface or the system's traditional Observer Enterprise-level interface.
TCA: PBS Film 'The Talk' Takes On Police Violence
Amazon Touts Original Programming Gains
Moonves Says CBS, Showtime Have 2 Million Total OTT Subs
Disney's 'Elena Of Avalor' Delivers Royal Ratings Â
Nbn Lights Broadband Service on Former Telstra HFC Network
Dish, Comcast Will Also Serve Up NBCU's 4K Coverage From Rio
ITV looks to cut costs following Brexit
BBC trialling live iPlayer subtitles
Sky offering 'Buy and Keep' box sets
Julian Rosefeldt's 'Manifesto' to Make North American Debut at Park Avenue Armory
RED Raven Impresses in This Camera Test
This Music Video Pays Homage to 'Mulholland Drive'


text:
We loved this deal too, but it's no longer available. Check out our other awesome deals here.
Click Online Photography Course
$79 for an 18 Module Online Photography Course (value $869)
1 of your friends
already grabbed this deal:
Discuss this DealJoin the discussion
- Uncover the skills to transform your photos.
- Grab an 18 module online photography course from Click Photography, for only $79.
- Forget point and shoot, learn the insider secrets to capturing stunning photographs.
- Develop skills in composition, lighting, creative posing and expression.
So you have a shiny new SLR camera and a nice case to match—but shooting everything on auto probably won't get you that far. Shake-up your skills and learn to capture art, not just images.
Grab an 18 module online photography course from Click Photography, for only $79.
Take your photography skills to the next level by completing 18 modules online. Do it when you can in your own time, with no time restriction for competition. Discover tips, tricks and ways in which to improve your images. The modules include fun quizzes along the way to further test your knowledge. Upon completion, you will receive a certificate to show that you have completed all the modules. Discover the secrets of Photoshop and photography to create images that are sure to impress. Within the course you will also have access to a networking area where you can interact with other students who are doing the course, as well as further material and downloads.
Click here to see a promo video of the course.
Click Online Photography Course
Business in trade
ConditionsValid from Jan 19, 2013
Expires Mar 14, 2013
Limit: 1 for you and 1 gift for another
Redeem online. 1 voucher per redemption. Compatible with Windows, Mac & iPad. Course access does not expire once redeemed. No refunds, no cash backs, not to be used with any other offers.
See the rules that apply to all deals
More Great Deals
More Great Local Deals
Larnach Castle
Governors Bay Hotel
All About the Girl - Merivale
Velocity Karts
Magma Gallery
Air Con Clean
Bour Thong Thai Massage & Ace Skincare
Super Green
Clint's Carpet Cleaning
Kayra's Beauty Services
The Little Bistro
Kayra's Beauty Services
Live Nation
V For Hair and Beauty Merivale
Proarb Canterbury Ltd
K plus Hairdressing
Pita Pit Wairakei
Amuri Jet Hanmer Springs
Pure Indulgence Beauty Therapy
Gold Coast NZ Tours Ltd
Kita Satu
Appearance Beauty & Health
Kayra's Beauty Services
Artiste Face and Nails
Adrenalin Events
Mechanics on Grafton
Limit Zero
Honey Comb
Beautique Hair And Beauty
Waltham Mechanical
Avon Cattery
Round 12 Boxing and Fitness Gym
Appearance Beauty & Health
Inflatable World
New Zealand Home Loans Christchurch North
Total Health Dentistry
Diamond Photo
Uprising Boulder Gym
Highland House
Grab A Cruise
Club Raro Resort - Rarotonga, Cook Islands
Participating SUBWAY® Locations
Mike the Cleaner
Clip'nClimb at the YMCA
Canterbury Drain Doctor
Genesis Energy
Genesis Energy
Chain Reaction Cycles
The International Antarctic Centre
Coringa Golf Club
Mike the Cleaner
Tandoori Palace
Snowboard Workshop
The Shaw Academy
Super Clean
Relish Nails & Beauty
Mobile Muster
Bailies Bar
Cookie Time
Super Clean
Estuary & Co
The Shaw Academy
The Shaw Academy
Child Cancer Foundation Incorporated
Hachi Hachi
Deals in Other Regions
Nelson - Marlborough
Dunedin - Invercargill
Queenstown - Wanaka
Voucher Guarantee
Getting more bang for your buck
Good news:
GrabOne's Voucher Guarantee means missing out on claiming your deal in time no longer means losing out altogether!
How does it work?
- A voucher is valid up to and including the expiry date stated.
- If you don't use your voucher before that date for whatever reason, it can still be used towards that service with that business for an additional 30 days.
For example, if you buy a bungy jump deal but don't use it before the expiry date, you can still use the amount you paid for the voucher towards a bungy jump, for another 30 days.
A few things to note:
- The GrabOne Voucher Guarantee does not apply to product deals, travel and accommodation-related deals, or time-dependent event deals.
- It's always best to use your voucher before the expiry date, so you get the most value for your money. And if you're a bit forgetful, we now automatically remind you if your vouchers are about to expire.
- During the extended Voucher Guarantee period, your voucher can only be put towards the service stated on the voucher.
- If the offer is seasonal, like a seasonal menu or chimney sweep service, the Voucher Guarantee can be put towards a similar offer at the merchant's discretion.
- The conditions on your voucher still apply during the Voucher Guarantee period.


text:
Move over, Tupperware; here comes the TASER party
By Rick Badie
The Atlanta Journal-Constitution
LAWRENCEVILLE, Ga. — He bought his wife a Taser after Meredith Emerson was snatched out of the woods and killed.
Firearms, Tim McCoy told me Saturday, are not allowed in national forests. Tasers are.
Copyright © 2013 LexisNexis, a division of Reed Elsevier Inc. All rights reserved.
Terms and Conditions Privacy Policy
Full story: Move over, Tupperware; here comes the TASER party
Join the discussion
Latest Product News
The SCOTTeVEST Enforcer jacket comfortably holds as much as a carry-on bag
RISE Award nominee: How a small police department found a big voice
Video: Footage of fatal Houston OIS refutes claims suspect was unarmed