text:
WebMD Health News
Jennifer Warner
Reviewed by
Brunilda Nazario, MD
Feb. 24, 2012 -- Knowing how to use a condom correctly -- and actually using it -- may mean the difference between life and death.
A new review of research shows errors in condom use -- such as putting it on too late, or not using condoms throughout sex, or not leaving space at the tip -- are common worldwide.
Researchers say the results suggest that user errors are a major contributor to condom failure rates, and millions of unintended pregnancies and sexually transmitted infections could be avoided by improved condom use.
"We chronically underestimate how complicated condom use can be," researcher Richard Crosby, a senior research fellow at the Kinsey Institute, says in a news release. "There is a complex triad of the sex act, condom use, and partner dynamics that must constantly be navigated by condom users."
Overall, the World Health Organization says condoms have a 2% failure rate when used perfectly and consistently. But the typical failure rate is much higher, at 15%, with the typical use of condoms.
Researchers say closing the gap between perfect use and typical use of condoms is a major public health issue for future condom promotion efforts.
In their study, researchers analyzed 50 studies from 14 countries on condom use. The results appear in a special issue of Sexual Healthon condoms.
The review showed that although condom breakage and slippage were common issues in the studies, condom use errors were much more prevalent.
In addition, researchers say it's probable that breakage and slippage often occur as a result of incorrect condom use. For example, one study showed the more condom use errors a person reported, the greater the odds of breakage, slippage, or both.
The most commonly reported condom use errors were:
Researchers point to a need for better education and instruction regarding how to use a condom.
SOURCES:Sanders, S. Sexual Health, published online Feb. 22, 2012.News release, Indiana University.CDC.
Here are the most recent story comments.View All
© 2015 Ramar Communications |
Site Map |
Terms Of Use |
Privacy Statement |
Copyright & Trademark Notice |
EEO Report |
FCC Public Files |
Closed Captioning |


text:
This all-you-can-eat character buffet is one of the more popular dining destination at the Disneyland Resort. While dining from the well stocked buffet stations, Goofy and many other friends will roam about the dining room making sure that each table gets at least some time with the stars.
Whether you dine during the brunch or the dinner periods, you'll find the buffets provide a good selection of options (though being buffet food, it isn't necessarily the best in the world).
Brunch: 5 food stations including made-to-order omelets, Mickey Mouse waffles and pancakes, eggs Benedict, breakfast meats, fruits, pastries, and peanut butter and jelly pizza. In addition to breakfast selections, lunch items such as chicken enchiladas and chicken nuggets are also available.
Dinner: 5 food stations including carved meats, fresh catch of the day, seasonal vegetables, salads, hot dogs, Goofyroni and cheese, and desserts.
If a menu is presented here it is for guidance purposes only. Menus can change without notice and at some restaurants daily. If you have specific dietary needs or questions it is best to contact the restaurant directly for information. If you'd like to notify us that a menu has changed, or you can provide the complete information, please let us know through our email form.
The following are recent reviews for Goofy's Kitchen from our Reader Review system. Click the Show All Reviews link to see every review for this location. To browse all reviews in the system, please see this page.
|Average Reviewer Rating:
|Number of Disneyland Hotel - Goofy's Kitchen Reviews: 64
|Show All Reviews
You can help us keep these guides current. If you see anything incorrect on this page, or if you have additional information that should be added, please fill out our form.

subset: commoncrawl


text:
A process in memory chip has been designed to combine memory and computation on the same integrated circuit in a way that makes use of the bandwidth that results from the combination. The chip contains multiple single-bit computational processors that are all driven in parallel. Error correction logic is also incorporated into the chip to detect and correct errors in memory, data as they occur.
1. A dynamically reconfigurable memory processor, comprising
(a) a plurality of memory devices, each having an input and an output;
(b) a plurality of first processors associated with said memory devices, respectively, each of said processors having an input and an output;
(c) first selector means connecting the outputs of said memory devices with the inputs of said first processors, whereby an input to each first processor comprises an output from one of said memory devices;
(d) second selector means connecting the output of each of said first processors with the input of the memory device associated with said first processor, the output of each memory device further being connected with said second selector means, said second selector means comprising a plurality of multiplexers connected with said plurality of memory devices, respectively;
(e) decoder means for controlling said second selector means to select as an input to said memory devices one of said memory device and first processor outputs; and
(f) a plurality of said memory devices and said first processors are arranged in a group, said group including a single first selector means and a single decoder which are operable to reconfigure said group of memory devices and first processors between a first mode of operation wherein a single memory device is available to any number of said plurality of first processors and a second mode of operation wherein any number of said plurality of memory devices in said group is available to a single processor, whereby the plurality of first processors is effectively reduced to a single processor and the amount of memory available to the single processor is increased by a factor of the number of memory devices.
2. Apparatus as defined in claim 1, and further comprising a network for implementing a generalized parallel prefix mathematical function across an arbitrary associative operator, including
(a) means defining a plurality of successive levels of communication, a first level being zero;
(b) means defining a plurality of successive groups of second processors within each of said levels, each group comprising 21 second processors where 1 is the level number;
(c) each second processor within a group having associated therewith a single input comprising an output from a preceding group, whereby a sequence of instructions is issued corresponding to the levels from level zero through level 1 to compute a parallel prefix of 21 values;
(d) the inputs in level one and subsequent levels being associated with a single second processor per group that has received all of the previous inputs.
3. Apparatus as defined in claim 2, wherein said groups within a level are arranged in sequential pairs, with one group of each pair sending data to the other group of said pair to define a mathematical operation of the parallel prefix.
4. Apparatus as defined in claim 2, wherein the output from a last group of a level of groups can selectively drive the inputs of the first group of all levels.
5. Apparatus as defined in claim 2, and further comprising a plurality of networks wherein the output from the last group of a level of groups of one network can selectively drive the inputs of the first group of all levels of another network.
6. Apparatus as defined in claim 1, and further comprising data processing means, including
(a) three selector devices (A, B, C) each of which includes a plurality of data inputs, a plurality of first command inputs (F1-n) and an output, each of said selector devices selecting on each clock pulse one of new data in and previously calculated data in accordance with a command from said command inputs;
(b) a functional unit connected with the outputs of said selector devices for computing arithmetic and logical functions of the data from said selector devices to produce an output;
(c) means for selectively routing the functional unit output to one of a selector memory device input, another processor, and memory; and
(d) means for selectively storing newly calculated data and original data in accordance with external commands.
7. Apparatus as defined in claim 6, wherein said selector devices comprise multiplexers.
8. Apparatus as defined in claim 7, wherein said data inputs receive new data from memory, new data from other processors, previously calculated data routed back from said functional unit output, and a forced data output under command control.
9. Apparatus as defined in claim 8, wherein said functional unit comprises an arithmetic logic unit.
10. Apparatus as defined in claim 9, wherein said arithmetic logic unit performs sum, carry, and string compare functions.
This application is a division of application Ser. No. 07/643,633, filed Jan. 18, 1991 now abandoned.
Research on a Parallel SIMD Simulation Workbench (PASSWORK) has demonstrated that multiple instruction multiple data (MIMD) vector machines can simulate a nearly full speed the global routing and bit-serial operations of commercially available single instruction multiple data (SIMD) machines. Hardware gather/scatter and vector register corner-turning are key to this kind of high performance SIMD computing on vector machines as disclosed in the pending Iobst U.S. patent application Ser. No. 533,233 and titled Apparatus for Performing a Bit Serial Orthogonal Transformation Instruction. In a direct comparison between vector machines and SIMD machines, the only other significant limits to SIMD performance are memory bandwidth and the multiple logical operations required for certain kinds of arithmetic, i.e. full add on a vector machine or tallies across the processors on a SIMD machine. Results of this research suggest that a good way to support both MIMD and SIMD computations on the same shared memory machine is to fold SIMD into conventional machines rather than design a completely new machine.
Even greater SIMD performance on conventional machines may be possible if processors and memories are integrated onto the same chip. More specifically, if one were to design a new kind of memory chip (a process-in-memory chip or PIM) that associates a single-bit processor with each column of a standard random access memory (RAM) integrated circuit (IC), the increase in SIMD performance might be several orders of magnitude. It should also be noted that this increase in performance should be possible without significant increases in electrical power, cooling and/or space requirements.
This basic idea breaks the non-Neumann bottleneck between a central processing unit (CPU) and memory by directly computing in the memory and allows a natural evolution from a conventional computing environment to a mixed MIMD/SIMD computing environment. Applications in this mixed computing environment are just now beginning to be explored.
The present invention relates to a PIM chip which combines memory and computation on the same integrated circuit that maximumizes instruction/data bandwidth between processors and memories by eliminating most of the need for input/output across data pins. The chip contains multiple single-bit computational processors that are all driven in parallel and encompasses processor counts from a few to possibly thousands on each chip. The chips are then put together into groups or systems of memory banks that enhance or replace existing memory subsystems in computers from personal computers to supercomputers.
Accordingly, it is a primary object of the present invention to provide a process-in-memory (PIM) chip which starts with a standard memory array that is changed so that all of the data that is read on one row reference is sent to a set of bit-serial processors wherein one bit of the row is associated with one bit-serial processor. When the processors have a result to be written back into the memory, all result bits, one per processor, are written at the same time. Because memory is accessed in this parallel manner, single error correction double error detection (SECDED) capability is added to insure proper operation or as a notification of improper operation. Because performance is important, the execution sequence overlaps the loading and storing of memory data with the processing of other data. An R register is added to implement this pipelining.
The PIM chip can perform in two modes. To the external world the IC can be used as a normal read/write memory. Capability is added through the computational processors and added control lines to have the processors compute a result in place of a memory access cycle (either read or write). When the PIM chip is used for computation (PIM mode), an address is presented to the row decoder from the chip pins. As a result, a row of data is fetched from the memory. The data is error corrected and then latched into the R register at the end of the clock cycle/beginning of the next clock cycle. In the next clock cycle, the processors use the data as part of the computational sequence under control of external command/control lines. If a computed result is to be stored into memory from the processors, the memory load cycle is replaced with a store cycle. Error correction check bits are added to the store data on its way to the memory array.
There are two communication networks added to the processors to facilitate the flow of data between the multitude of processors and also from the multitude of processors to one or more levels of off chip control. These networks are known as the Global-Or network (GOR) and the Parallel Prefix network (PPN).
When the chip is being used for normal writing, data is first read from memory, error corrected, and then merged with the write data before being placed into the R register. The content of the R register with the modified data is then routed back through the error correction logic on its way to memory. This is required because the number of bits coming on to the chip through the write port is less than the amount of data written to memory. This merge pass allows proper error correction information to be regenerated for the words being written. When used for normal reads, a row of data is taken from memory, error corrected and placed into the R register. In the next clock cycle, address bits choose the proper subset of bits to be sent off chip.
According to a further object of the invention, a method for controlling a memory bank of PIM chips is provided through address and data buses. In normal read/write mode, a bank of PIM chips receive row and column addresses on the address bus and read/write data on the data bus. In PIM mode, a bank of PIM chips receive a row address on the address bus and a SIMD instruction to be executed on the data bus. Optionally, the SIMD instruction can be sent on the unused column address lines of the address bus. In this way, sequences of SIMD instructions can be fully pipelined with overlapping memory references and operations across all processors.
Other objects and advantages of the invention will become apparent from a study of the following specification when viewed in the light of the accompanying drawing, in which:
FIG. 1 is a block diagram of the PIM chip according to the invention;
FIG. 2 is a schematic view of a bit-serial processor of the PIM chip of FIG. 1;
FIG. 3 is a diagram illustrating the global-or/parallel prefix network of the PIM chip of FIG. 1; and
FIG. 4 is a block diagram of a reconfigurable memory processor for column reduction of the memory array.
Referring first to FIG. 1, the architecture of the process-in-memory (PIM) circuit will be described. The basic components of the circuit are bit-serial processors 2 with an attached local memory 4. The local memory can move one bit to or from one bit-serial processor during each clock cycle through error correction circuit (ECC) logic. (Thus the clock rate for a PIM design is set by the memory access plus the ECC time). Alternatively, the memory can do an external read or write during each clock, again, after being processed through the ECC logic. There is also added logic to provide communication paths between processor elements on chip and between chips.
The memory associated with a bit-serial processor is viewed as a memory column one bit wide. The columns are catenated together forming a memory array 6. A set of bit serial processors are similarly catenated together and are normally viewed as sitting functionally below the memory array. This means that a single row address to the memory array will take or provide one bit to each of the bit-serial processors, all in parallel. All memory accesses, internal and external references and both read and write operations are parallel operations. This means that during a PIM instruction, the column address bits are unused. The normal column decoders and selectors for external references are moved to allow for the difference in chip architecture and for ECC processing and the resultant change in timing. The memory array also includes an extra check column 8 as will be developed in greater detail below.
Arranged between the memory array 6 and the processors 2 in an error detection and correction circuit 10 including a row decode checker 12 which will be discussed in greater detail below.
An R register 14 is provided between the error detection and correction circuit 10 and the processors 2 to implement pipelining to overlap the loading and storing of memory data with the processing of other data.
The PIM chip can perform in two modes: as a normal read/write memory or for computation (PIM mode). Capability is added through computational processors 2 and added control lines 16 to have the processors compute a result in place of a memory access cycle.
When the chip is used for computation, an address is presented to the row decoder 18 from the chip pins. As a result, a row of data is fetched from the memory. The data is error corrected and latched into the R register at the end of the clock cycle/beginning of the next clock cycle. In the next clock cycle, the processors use the data as part of the computational sequence under control of the external control and command lines 16. If a computed result is to be stored into memory from the processors, the memory load cycle is replaced with a store cycle. Error correction data is added to the store data on its way to the memory array.
When the chip is being used for normal writing, data is first read from memory 4, error corrected, and then merged with the write data from the write decoder 20 before being placed into the R register 14. The contents of the R register with the new data is then routed back through the error correction logic on its way to memory. This is required because the number of bits coming onto the chip through the write port is less than the amount of data written to memory. This merge pass allows proper error correction information to be regenerated for the words being written.
When used for normal reads, a row of data is taken from memory, error corrected and placed into the R register. In the next clock cycle, column address bits choose the proper subset of bits to be sent off chip from the read selector 22.
In the illustrated embodiment, there are 256 processors, which when SECDED checkbyte columns are added, give a total of 312 columns in the memory array. Each column is expected to be 2K bits tall. Thus, the memory will contain 2048×312=638,976 (624K) bits. There is no requirement that the memory array physically be built in this configuration as others will work as well.
Each processor on a PIM chip is a bit-serial computation unit. All processors are identical and are controlled in parallel; that is, all processors perform the same operation, all at the same time, all on different data. The processors thus implement a SIMD computation architecture.
Referring now to FIG. 2, one bit-serial processor will be described in greater detail. The processor includes several multiplexers 24, 26, 27, 28, 30, 31, 32, 33, 34, 36, 37 feeding a fixed function arithmetic logic unit (ALU) 38 including means to conditionally propagate the results of computations to other processors or to memory.
The ALU 38 takes three input signals called A, B, and C and computes three fixed functional results of the three inputs. The results are Sum (A⊕B⊕C), Carry (A.B+A.C+B.C) and String Compare (C+A⊕B). Using the capabilities of the multiplexers, a full set of logic operations can be implemented from the Carry function. For example, by blocking the C input (force C=0 the AND of A and B can be computed and by forcing the C input (make C=1) the OR of A and B can be computed.
Several multiplexers choose the data paths and functions within the processor. Data sources that drive the multiplexers come from memory, other processors via internal communication networks, or internally generated and saved results.
There are three primary multiplexers 24, 26, 28 which feed the A, B, and C inputs of the ALU. Each of the multiplexers is controlled by separate control/command lines. In the drawing, control lines are shown as Fn where n is a number from 0 to 20. All control lines originate off chip. Each of the multiplexers 24, 26, 28 are driven by three separate control lines. Two of the lines are decoded to select one of four inputs while the third control line inverts the state of the selected signal. The first multiplexer 24 can select, under control of the control lines, the previous output of the multiplexer 24 from the last clock cycle (this state saved by a flip-flop 20 associated with the multiplexer 24, the data just being read from memory, either the Sum or Carry result from the ALU where the selection between these two signals is made by another multiplexer driven by another control/command line, and logic zero. Any of these signals can be routed to the A input of the ALU, possibly inverted, on any clock cycle.
The second multiplexer 26 has the same data inputs as the first multiplexer 24 except that the first input is from a second level multiplexer 27 which selects from various communications paths or returns some previously calculated results. The control lines are separate from the control lines to the first multiplexer though they serve identical functions. Just as for the first multiplexer, data sent to the ALU can be inverted as required.
The third multiplexer 28 can select from the previous output of the third multiplexer from the last clock cycle (this state saved by a flip-flop 42 associated with the third multiplexer, the same communication multiplexer 27 that feeds the second multiplexer 26, either the Carry or String Compare result from the ALU where the selection between these two signals is made by another multiplexer driven by another control/command line, and logic zero. The selected datum, possibly inverted, is sent to the ALU under control of three separate control lines.
Any SIMD machine needs a mechanism to have some processors not perform particular operations. The mechanism chosen for PIM is that of conditional storage. That is, instead of inhibiting some processors from performing a command to have all processors perform the command but not store the result(s) of the computation. To perform this kind of conditional control, three flip-flops 35 are added to the processor along with multiplexers 31, 33, 36 and 37. On any cycle the multiplexer can choose any of the three or can choose a logic zero. Just as in the previous multiplexers, the state of the selected input can be inverted. Thus, for example, selecting the logic zero as input, can force the output to logic one by causing the inverted signal/command to be active.
The SIMD instruction sequence being executed, loads the old data from memory into the flip-flop associated with the A multiplexer and routes the computed result from the ALU through the B multiplexer. If multiplexer 33 that is fed by the multiplexer 36 is outputting a logic one, B data is gated to the memory store path; otherwise, the data from the A multiplexer is gated.
Data is loaded into the store enable flip-flops 35, in general, from data loaded from memory through the multiplexer 26 or from the ALU as a computed result through multiplexers 26 or 28. A command line chooses one result or the other through another multiplexer 34 and further command lines choose which (if any) store enable bits 35 to load.
Data can be routed from each processor to networks that provide communication between the processors on and off the PIM chip. There are two different networks called the Global-Or network (GOR) and the Parallel Prefix network (PPN). GOR serves to communicate in a Many-to-One or One-to-Many fashion while PPN serves to allow Many-to-Many communication.
Data sent to GOR is gated with one of the store enable bits 35. This allows a particular processor to drive the GOR network by having that processor's store enable bit be a logic one while the other processors have a logic zero enable bit.
Alternatively, all processors on chip can drive the GOR network and provide the global-or of all processors back to individual processors or to a higher level of off chip control. The on chip global-or across all processors is performed through the multilevel OR gate 49 (FIG. 3).
Data from both the GOR and PPN networks are selected by another multiplexer 27 controlled by separate command lines. This data can be selected by either (or both) of the second and third multiplexers 26, 28.
The parallel prefix network will be described with reference to FIG. 3. This network derives its name from the mathematical function called scan or parallel prefix. The network of FIG. 3 implements this function in a way that allows for a great deal of parallelism to speed up parallel prefix across any associative operator.
The prefix operation over addition is called scan and is defined as:
Xi =Xi-1 +Yi for i=1 to n, X0 =1
Note the chaining of the operations. When stated this way, each result depends on all previous results. But the equations can be expanded to:
Each processor starts with a single data item Y1 through Yn. The PPN allows the processor holding the copy of Y2 to send its data to the processor holding Y1 and at the same time allows the processor holding Y4 to send its data to the processor holding Y3, etc. Each processor will perform the required operation on the data (addition, in this example) and will then make the partial result available for further computation, in parallel with other similar operations, until all processors have a result--X1 in processor one, X2 in processor two, etc.
By implementing this network in hardware and then using it for general processor communication, two benefits are obtained. First the network allows some functions to be done in a parallel manner that would otherwise be forced into serial execution and, second the network can be implemented very efficiently in silicon, taking little chip routing space for the amount of parallelism achieved.
The network is implemented at all logarithmic levels across the processors. The first level allows processors to send data one processor to the left while receiving data from the processor on its right. The next level allows specific processors to send data to the next two processors on the left. Succeeding levels double the number of processors receiving the data while cutting in half the number of processors sending data. All processors receive data from all levels. Control lines whose state is controlled by an executing program running externally choose the required level. All processors select the same level.
There are some extensions from a base implementation of PPN. Thus, the connections required to make a level complete are implemented. That is, for example, at level 0 the even numbered processors can send data to the processor on their left even though that is not required by the PPN function. In addition, another level 0 is added to the PPN network which implements data motion in the reverse direction, i.e. to the right. Furthermore, multiplexers 46 and 48 are added to the end of the move data right and left connections that enable communication to be done in an extended mode or in a circular mode. In the circular mode the last processor on chip drives the first processor (and the first drives the last for data moving in the other direction). In the extended mode, the end processors receive data from off chip. This lets communications networks be built that are larger than one chip.
Because of the number of processors and limits set by a maximum practical chip size, the amount of memory available to each processor is limited. Also there will be programs and algorithms that will not be able to make full use of the available number of processors. An attempt to solve both problems at the same time is referred to as column reduction which will now be described in connection with FIG. 4.
Processors are grouped together so that the formerly private memory for each processor is shared among the group. Additional control lines which serve as additional address lines route requested data from a particular memory column to all processors within the group. Each processor within the group thus computes on the same data (remember that all processors, whether part of the group or not all perform the same function). When data is to be stored, the processor that corresponds with the address of the data to be stored is enabled to send the newly computed result to memory while the processors within the group that do not correspond to the store address, copies back the old data that was previously fetched from the store address.
More particularly, a plurality of memory devices 50, 52, 54, 56 have processors 58, 60, 62, 64 associated therewith, respectively. A first selector 66 connects the outputs of the memory devices with the inputs of the processors so that each processor receives as an input the output from one of the memories. A plurality of multiplexers 68, 70, 72, 74 connect the outputs of each processor with the input of the memory device associated therewith. The output of each memory is also connected with the associated multiplexer through a feedback line 76. A decoder 78 controls the multiplexers 68, 70, 72, 74 to select as an input to the memories one of the memory and processor outputs. Thus, the plurality of processors is effectively reduced to a single processor and the amount of memory available to the single processor is increased by a factor of the number of memories.
A plurality of the memory devices and processors can be arranged in a group which includes a single selector and a single decoder.
The implementation discussed above could be replaced with logic that routes all the memory from a process group to one processor and the routes the result from that processor back to the right store address. This implementation, while functionally correct, introduces extra timing skew into the logic path and would greatly complicate implementation of conditional storage of data discussed above.
Replacing normal, external, error correction is a set of internal SECDED blocks that correct all data being read from memory (including external reads) and generate checkbytes for all data being written to memory (again, including external reads) and generate checkbytes for all data being written to memory (again, including external writes). SECDED is implemented as a repeated set of 39 bit groups--32 data bits and 7 checkbits. The data bits have associated bit serial processors while the checkbits do not. Pairs of 39 bit groups have their bits interleaved. Thus in a 78 bit group (78=2(32+7)) the even numbered bits are associated with one SECDED group while the odd numbered bits are associated with another. This means that errors like adjacent shorted bit lines will be seen as two single recoverable errors instead of as a double-bit unrecoverable error. As a trade-off, interleaved 72 bit groups could be considered. A memory group would be 144 columns (144=2(64+8)). There would be two memory groups (instead of the four proposed groups) for a total of 288 columns instead of 312.
There is also some other on-chip error detecting logic. The parity of both received data and addresses are separately checked on receipt as is the parity of the SIMD command. The parity of read data from the chip is sent along with the data. There is also an accessed row parity check. The parity of the row portion of the received address is compared to the contents of a special memory column whose contents are the parity of the row actually accessed. Any error detected by any parity or SECDED failure is set into chip status registers. Chip status may be ascertained through the normal read path or may be accessed through the chip maintenance port.
External read and write timing is affected by the error correction logic. On a read operation, data is read from memory, error corrected, and then put into the R register. The first two address bits are resolved on the way into this register. On a second cycle the addressing selection is completed and data is driven off the part. The addressing and data paths are such that the 64 data columns of an interleaved SECDED group drive one data bit on and off chip.
For external writes, the word at the read address is read, error corrected and then merged with the four write bits into the R register. On the next clock cycle, checkbits are generated from the data held in the register and the whole 312 bits are written. There are registers that hold the external address valid from the second memory cycle so that data and address at the chip pins need only be valid for one clock period.
The last two paragraphs point out that a PIM chip presents a synchronous interface to the outside world. In the case of reading, data becomes valid after the second clock edge from the clock that starts the read operation. At least at the chip level, a new read cycle can be started every clock except that if there is a data error it is desirable to write the corrected data back to memory which would then take another clock cycle. In the write case, the chip is busy for two clock cycles even though data does not need to be valid for both cycles. Of course there is nothing here that should be taken to imply that the PIM chip clock has the same clock rate as that of the remainder of the computer system.
In addition, the PIM chip has several error detection mechanisms. They include:
Data Parity Detect and Generate. A fifth bit accompanies the four bit data interface on both reads and writes.
Address Parity. A parity bit is checked for every received address whether for an external read or write for a PIM mode reference.
Command Parity. A parity bit is checked on every SIMD command.
Row parity. A special column is added to the memory array whose contents are the parity of the referenced row. This bit is compared to the parity of the received row address. Nothing changes here for column reduction mode.
All these errors along with single-bit and multiple-bit errors detected by the SECDED logic are put into PIM status flip-flops. These may be read through the normal memory access lines or may be read through the chip maintenance port.
The maintenance port is to be JTAG/IEEE 1149.1. In addition to chip status, some chip test information will be accessed through this port.
There are various bits buried in the chip for control of some of the data paths and to implement some diagnostic features that would otherwise be very difficult (or impossible) to test. Control bits are provided for turning off checkbyte generation. This allows checking the SECDED logic. What is done is to force the write checkbytes to the same value as would be generated on an all zero data word. Control bits also allow for inserting the compare within the row parity logic. Any PIM reference should then set the row parity error status bit. Other bits provide for PPN data routing.
In summary, the method for detecting system errors at the memory chip level includes the steps of detecting parity errors on multibit interfaces coming on to the chip and retaining the state of each of the detected parity errors. The errors of the memory array row decoder circuitry are next detected and the state of the errors is retained. Single bit memory errors are detected and corrected and double bit memory errors are detected and the states thereof are retained.
A row of memory devices is subdivided into correction subgroups, each of which comprises a plurality of columns, the alternate columns being connected with separate error detection correction circuits. The error states from the chip are then read and simultaneously cleared. The single bit error state and the multibit error state are separately maintained for maintenance purposes.
PIM mode execution is very similar to ordinary read/write control in that the R/W line is used to distinguish whether the memory reference is a read or a write. In the PIM read mode, the address lines are used for control and the data lines are used to return status/control information to the CPU (one bit per PIM data line). In the PIM write mode, the data lines are used for PIM control and the address lines are used to specify row select across the processors.
A method for efficient instruction decode and execution of basic code segments on a process in memory chip is also contemplated. In accordance with the method, incoming command, address, and data information is stored in separate pipelines. The information is accessed at a first appropriate time in accordance with the command information to perform a higher level function defined by a command sequence. The information is operated on by an arithmetic logic unit to create an output result that re-enters the data pipeline. The data and address pipelines are accessed at a second appropriate time in accordance with the command information to store this information in memory.
While in accordance with the provisions of the patent statute the preferred forms and embodiments have been illustrated and described, it will be apparent to those of ordinary skill in the art that various changes and modifications may be made without deviating from the inventive concepts set forth above.
Citas de patentes
Otras citas
Citada por
Eventos legales
Imagen original


text:
Yeah. Made to advertise the release of Internet Explorer 11 for Windows 8, the ad features a character named Inori Aizawa, a "personification of Internet Explorer," fighting off killer robots (presumably with exoskeletons made of chrome. Subtle.).
The official Inori Aizawa Facebook page describes the character as:
"When I was younger, I used to be a clumsy, slow and awkward girl.
However, just like the story of ugly duckling, people told me that I have really matured and changed over the years. I feel confident in my abilities now, and I'm eager to show you what I can do.
Why don't you get to know me a little better?"
This isn't the first ad that Microsoft has been using the styles of anime: in September, they released a three-minute short of Ghost in the Shell characters using Surfaces. Chances are that they'll be making more of these types of ads in the future.
I, for one, was disappointed that the character wasn't named Inora the Explorer, but hey, you can't win 'em all, I guess...
Ha! What a dumb title! There's no way that could be true.
But I want to watch just to see how dumb it is...
Hmm, okay, that's a decent point... but it's just one decent point!
Huh, well that's... wait, really?
Seriously? This is... What? You've got to be kidding me...
In an effort to highlight zero percent interest in India for an Xbox 360, Microsoft put its foot in its mouth. The copy reads like people have no interest in Xbox.
Microsoft Fail!
Shares in Microsoft surging (+8.5%) on news that boss Steve Ballmer will quit within 12 months— Tadhg Enright (@TadhgEnright) August 23, 2013


text:
No more solid evidence exists concerning the incredible complexity of the integers and the remarkable ingenuity of mathematicians than the continued finding of new results in the series of Fibonacci numbers. From the simple definition of F(0) = 0, F(1) = 1 and F(n) = F(n-1) + F(n-2) for n > 1, books have been written on the formulas that they satisfy and the many places in nature where they appear. The authors of New Visual Perspectives on Fibonacci Numbers define several modifications of the basic sequence and then pursue the consequences. As the title implies, they often rely on diagrams to demonstrate their results.
In the first sections, integer sequences called 2-Fibonacci sequences are defined. Several different forms are used, but the basic definition is to use two sequences and interlace the terms. For example, starting with the initial terms a(0) = c, b(0) = d, a(1) = e and b(1) = f, one definition of the sequences is
a(n+2) = b(n+1) + b(n) n ³0
b(n+2) = a(n+1) + a(n) n ³ 0
There are many different consequences of these definitions, and they prove many theorems, although obviously there are an enormous number of possibilities. While the sequences are interesting, they are not all that new, as I have seen similar sequences over the past several years in material originating from Florentin Smarandache.
In section 2, weighted binary trees where some form of Fibonacci process is used to weight and place the nodes are described. Connections are made between the trees and Gray codes as well as other types of recurrence trees. Once again interesting, but not extensively so.
The real excitement in the book starts on the first page of part B and continues to the end of the book. Three sets of three-dimensional vectors are defined at the beginning of part B:
The nth Fibonacci vector FV(n) = (F(n-1), F(n), F(n+1))
The nth Lucas vector LV(n) = (L(n-1), L(n), L(n+1))
The nth generalized Fibonacci vector GV(n) = (G(n-1), G(n), G(n+1))
Geometric consequences of these definitions lead to the Fibonacci Honeyomb Plane, where a plane is partitioned into hexagons defined by integer nearest neighbors, trigonometry in the Fibonacci plane and many other vector sequences that can be generated. This was mathematics that was new to me, and the authors presented it very well. Their results were easy to follow, and like all good mathematical expositions, future directions were clear, even though they were not necessarily explicitly stated.
A goldpoint is defined as one that forms a golden section in a segment. The sets of goldpoints defined by a set of line segments were then used to construct goldpoint geometries. Forming new figures from the goldpoints of a geometric figure opens up a whole new area in the construction of new figures, including fractals. It is also possible to tile the plane using figures with goldpoints, and the authors demonstrate many such tessalations. As I read this section, I thought of many additional figures that could be drawn by performing slight modifications of their basic definitions. Although it is not likely, I hope that someday I can find the time to program the generation of the figures.
In this book, the authors explored many applications of the Fibonacci-type sequences that are new and point the way to many additional lines of study. Their ideas were original and well-described and I recommend this book to anyone interested in iterative processes on integers.


text:
It has long been expected that the Blues would sack the Italian at the end of the season.
The club said in a statement on their official website: "Chelsea Football Club can confirm that Carlo Ancelotti parted company with the club today (Sunday, 22nd May).
"The owner and board would like to thank Carlo for his contribution and achievements since taking over as manager in July 2009, which included winning the Double for the first time in the club's history.
"However, this season's performances have fallen short of expectations and the club feels the time is right to make this change ahead of next season's preparations.
"Carlo will always be welcome at Stamford Bridge, where he will be given the reception and respect his position in our history deserves.
"Chelsea's long-term football objectives and ambitions remain unchanged and we will now be concentrating all our efforts on identifying a new manager.
"There will be no further comment until that appointment is made."


text:
Hotels in 28136 - Polkville NC
Only hotels in 28136 zip code are listed below. Search for cheap and discount hotel rates in Polkville, NC for your upcoming leisure or conference / group travel. We list the best 28136 hotels and motels so you can review the Polkville hotel list below to find the perfect lodging. Hotels in Cleveland county and area code 704 are also listed.
28136 Hotels & Accommodations
Next: Show All Available 28136 Hotels with Pricing >


text:
Pronunciation: /ˈäpeks/
Definition of opex in English:
Operational expenditure: you can only cut opex so far, and most carriers are getting very close to reaching that point [as modifier]: high opex costs
More example sentences
- Some people will criticize this, but the proof in the pudding will be that we will reduce our opex spending significantly.
- The provider receives more revenue at higher profit because capex and opex are reduced through the use of more cost-effective optical Ethernet technology.
- Although not as dramatic as the opex savings, NSP's analysis includes also found significant capex savings.
1980s: shortened form of operational expenditure.
Definition of opex in:
- British & World English dictionary
What do you find interesting about this word or phrase?
Comments that don't adhere to our Community Guidelines may be moderated or removed.
Get more from Oxford Dictionaries
Subscribe to remove adverts and access premium resources
= trending


text:
I have been looking for some Beretta M12S blueprints and have had no luck in any searches. Would someone be able to point me in the right direction or be able to supply me with a blueprint?
I am trying to create a replica. (I know. I am new to this and don't want to go full board and would like to start with a replica).


text:
Enter your email address and password to access your locker and member area. View your past orders,
edit your stored address and account settings, and see your loyalty points. If you're not
already a member, follow our easy sign up process now to take advantage of our extra benefits.
Mizuno Bio Flex Golf Glove - A Great Looking & Feeling All Weather Glove From Mizuno!
The Bio Flex all weather golf glove looks and performs brilliantly in all conditions, with technological advances in the material to improve the fit and feel, and all at a great price!
Read full description
(based on 63 reviews)
Ratings Distribution
5 Stars
4 Stars
3 Stars
2 Stars
1 Stars
of respondents would recommend this to a friend.
Best Uses
Most Liked Positive Review
This glove is fantastic a must buy.
This is the first time I have tried Mizuno Bio Flex golf gloves I found them comfortable and durable in any weather condition and would certainly purchase again.
Most Liked Negative Review
Not what expected
[...] the offer price was great value . The glove has an inner lining which makes it uncomfortable to play with until you are used to it, probably best for wet weekend play...Read complete review
[...] the offer price was great value . The glove has an inner lining which makes it uncomfortable to play with until you are used to it, probably best for wet weekend play....... which means you'll get plenty of use out of it in this country !!!
Reviewed by 63 customers
Sort by
Displaying reviews 1-10
Back to top
Previous | Next »
very good
By nobby
from dorset
About Me Golf Enthusiast
Comments about Mizuno Bio Flex Golf Glove:
very good product
Bottom Line Yes, I would recommend this to a friend
Was this review helpful? Yes / No
- You may also flag this review
Great value glove
By pete
from portsmouth
Great glove great in all conditions, fits well, wears well and looks good.
Good Buy
By Scotlands ex no1
from Stockport
About Me Tournament Golfer
Good buy
Fits perfect and performs as expected.
By Steve the hitter
from Aberdeen
Used several different gloves and find this is the perfect fit and meets all my needs.
Good value for money
By eric the penguin
from Bristol
Great gloves this is a repeat buy for me
Love the Glove
By Golfitmad
from Wales
Got very good grip as you expect from mizuno
Lovely fiitted glove, Great feel too
By Ballater golfer
About Me Casual Player
Great feel
Vero good
By Alessandro grisotto
from Pieve di soligo italy
Vero good feeling
fits well and looks good
By onyer
from dunfermline
good product which fits well
"As good as they get"
By Dave
from Oxford
These gloves give good grip,fit well and are great value for money.
For opening times, directions & further information; simply enter your postcode to find your nearest Direct Golf store
Or alternatively, select your nearest store from the list of 21 nationwide stores below
Sign up today to receive the latest Direct Golf offers


text:
GOLDEN VALLEY, Minn. -- Father's Day is right around the corner but finding the perfect gift to give him can be a challenge at times. If your dad is a tech junkie then these gift ideas could be perfect for him.
Jim Barry, the Digital Answer Man for the non-profit Consumer Electronics Association (CEA), has some great gift ideas for the tech savvy dad.
There are of lot of items that were introduced at the 2012 International Consumer Electronic Show that are now hitting the market.
Below are a few of Barry's must-haves:
• Powerbag (a backpack that charges phone/tablet while on the go): about $130
• Blackberry Playbook: $200
• Samsung Galaxy Note: $249
• Aftershokz headphones: $60
• Amazon Kindle Fire: $199
• Zagg Wireless Tablet keyboard: $80
• Asus Zenbook Ultrabook: from $899
• Tagg Pet Tracker: $100
• Body Media Body Fitness Tracker: $180
(Copyright 2012 by KARE. All Rights Reserved. This material may not be published, broadcast, rewritten or redistributed.)


text:
Professor, Department of Biochemistry
Chair, Department of Biochemistry
Ruth Merns Chair in Biochemistry
Enzymes catalyze virtually all of the chemical transformations necessary for biological life. Knowledge of the transition-state structure of enzymatic reactions permits the design of powerful inhibitors. Methods have been developed in this laboratory for the experimental determination of the geometric and charge features which characterize enzymatic transition states. This information is then used for the logical design of transition-state inhibitors which have the potential to be new biologically active agents. Specific projects include:
Human genetic deficiency of purine nucleoside phosphorylase causes a specific T-cell insufficiency. Our inhibitors of this enzyme are powerful anti T-cell agents. Two inhibitors are now in human clinical trials against human T-cell cancers and gout. Three T-cell cancer indications for these drugs have received orphan drug status from the FDA and several phase II trials are in progress. Phase II clinical trials have been completed for gout using our second-generation inhibitor. Third-generation and fourth-generation inhibitors are now being characterized.
Purine salvage is essential for growth of parasitic protozoa. A family of powerful inhibitors has been prepared against these enzymes from the malaria parasite. Promising results have been obtained in cell culture studies. One of these inhibitors stops the growth of malaria parasites in primate malaria. Preclinical research is underway, intended to lead to human trials in the next few years.
Experimental cancer chemotherapy uses plant toxins coupled to a recognition element for cancer cells. The transition state structure of saporin is being determined to guide the design of inhibitors. These will limit the side-effects of the toxin molecules remaining in the circulation or released from lysed cancer cells. Inhibitors are being synthesized and tested for efficiency, and constructs with saporin are being investigated as anticancer agents.
Research projects also involve S-adenosylmethionine recycling and methyl transfer reactions. Methyltransfer reactions are central to the epigenetic control pathways regulating growth, development, gene expression and cancer. New targets for transition state analysis and drug design are DNA methyltransferases, protein methyltransferases and metabolic enzymes forming and using S-adenosylmethionine. Related to these pathways are MTAP, a cancer target and MTAN, a target for bacterial antibiotics.
Students in this laboratory can receive training in enzymology, catalysis, protein expression, inhibitor design, computer modeling, inhibitor synthesis, and in drug metabolism studies in cells and animals. Active collaborations occur with laboratories specializing in NMR, X-ray crystallography, mass spectroscopy, synthetic organic chemistry, cancer and medicine. Projects can be designed to include several of these research approaches through active collaborative research programs.
Wang, Z., Singh, P., Czekster, C.M., Kohen, A. and Schramm, V.L. "Protein mass-modulated effects in the catalytic mechanism of dihydrofolate reductase: beyond promoting vibrations." J. Am. Chem. 136, 8333-8341 (2014).
Donaldson, T.M., Cassera, M.B., Ho, M.C., Zhan, C., Merino, E.F., Evans, G.B., Tyler, P.C., Almo, S.C., Schramm, V.L. and Kim, K. "Inhibition and structure of Toxoplasma gondii purine nucleoside phosphorylase." Eukaryot Cell. 13, 572-579 (2014).
Wang, S., Thomas, K. and Schramm, V.L. "Catalytic site cooperativity in dimeric methylthioadenosine nucleosidase." Biochemistry 53, 1527-1535 (2014).
Zhang, Y., Evans, G.B., Clinch, K., Crump, D.R., Harris, L.D., Fröhlich, R.F., Tyler, P.C., Hazleton, K.Z., Cassera, M.B. and Schramm, V.L. "Transition state analogues of Plasmodium falciparum and human orotate phosphoribosyltransferases". J. Biol Chem 288, 34746-34754 (2013).
Guan, R., Tyler, P.C., Evans, G.B. and Schramm, V.L. "Thermodynamic analysis of transition-state features in picomolar inhibitors of human 5'-methylthioadenosine phosphorylase." Biochemistry 52, 8313-8322 (2013).
Vetticatt, M.J., Itin, B., Evans, G.B. and Schramm, V.L. "Distortional binding of transition state analogs to human purine nucleoside phosphorylase probed by magic angle spinning solid-state NMR." Proc. Natl. Acad. Sci. USA 110, 15991-15996 (2013).
Motley, M.W., Schramm, V.L. and Schwartz, S.D. "Conformational freedom in tight binding enzymatic transition-state analogues" J. Phys.Chem B. 117, 9591-9597 (2013).
Ducati, R.G., Namanja-Magliano, H.A. and Schramm, V.L. "Transition-state inhibitors of purine salvage and other prospective enzyme targets in malaria." Future Med. Chem. 5, 1341-1360 (2013).
Clinch, K., Crump, D.R., Evans, G.B., Hazleton, K.Z., Mson, J.M, Schramm, V.L. and Tyler, P.C. "Acyclic phosp(on)ate inhibitors of Plasmodium falciparum hypoxanthine-quanine-xanthine phosphoribosyltransferase." Bioorg. Med. Chem. 21, 5629-5646 (2013).
Haapalainen, A.M., Thomas, K., Tyler, P.C., Evans, G.B., Almo, S.C. and Schramm, V.L. "Salmonella enteric MTAN at 1.36 Å Resolution: A Structure-Based Design of Tailored Transition State Analogs." Structure 21, 963-974 (2013).
Suarez, J. Haapalainen, A.M., Cahill, S.M., Ho, M.C., Yan, F., Almo, S.C. and Schramm, V.L. "Catalytic Site Conformations in Human PNP by (19)F-NMR and Crystallography." Chem Biol. 20, 212-222 (2013). PMID: 2348750.
Stratton, C.F. and Schramm, V.L. "Immucillin-H, a purine nucleoside phosphorylase transition state analog,causes non-lethal attenuation of growth in Staphylococcus aureus." Bioinformation 9, 9-17 (2013). PMID: 23390338
Burgos, E.S., Vetticatt, M.J. and Schramm, V.L. "Recyling Nicotinamide. The Transition-State Structure of Human Nicotinamide Phosphoribosyltransferase." J. Am. Chem. Soc. 135, 3485-3493 (2013). PMID: 23373462
Schramm, V.L. "Transition States, Analogues, and Drug Development." ACS Chem. Biol. 8, 71-81 (2013). PMID: 23259601
Guan, R., Ho, M.C., Fröhlich, R.F., Tyler, P.C., Almo, S.C. and Schramm, V.L. "Methylthioadenosine Deaminase in an Alternative Quorum Sensing Pathway in Pseudomonas aeruginosa." Biochemistry 51, 9094-9103. PMID: 23050701
Thomas, K., Haapalainen, A.M., Burgos, E.S., Evans, G.B., Tyler, P.C., Gulam, S., Guan, R. and Schramm, V.L. "Femtomolar Inhibitors Bind to 5'-Methylthioadenosine Nucleosidases with Favorable Enthalpy and Entropy." Biochemistry 51, 7541-7550 (2012). PMID: 22931458
Wang, S., Haapalainen, A.M., Yan, F., Du, Q., Tyler, P.C., Evans, G.B., Rinaldo-Matthis, A., Brown, R.L., Norris, G.E., Almo, S.C. and Schramm, V.L. "A Picomolar Transition State Analogue Inhibitor of MTAN as a Specific Antibiotic for Helicobacter pylori." Biochemistry 51, 6892-6894 (2012). PMID: 22891633
Silva, R.G., Kipp, D.R. and Schramm, V.L. "Constrained Bonding Environment in the Michaelis Complex of Trypanosoma cruzi Uridine Phosphorylase." Biochemisry 51, 6715-6717 (2012). PMID 22870934
Clinch, K., Evans, G.B., Fröhlich, R.F., Gulab, S.A., Gutierrez, J.A., Mason, J.M., Schramm, V.L., Tyler, P.C. and Woolhouse, A.D. Transition state analogue inhibitors of human methylthioadenosine phosphorylase and bacterial methylthioadenosine/S-adenosylhomocysteine nucleosidase incorporating acyclic ribooxacarbenium ion mimics. Bioorg. Med. Chem. 20, 5181-5187 (2012). PMID: 22854195.
Hazleton, K.Z., Ho, M.C., Cassera, M.B., Clinch, K., Crump, D.R., Rosario, I. Jr., Merino, E.F., Almo, S.C., Tyler, P.C., Schramm, V.L. "Acyclic Immucillin Phosphonates: Second-Generation Inhibitors of Plasmodium falciparum Hypoxanthine-Guanine-Xanthine Phosphoribosyltransferase." Chem Biol. 19, 721-730 (2012). PMID:22726686
Frame, I.J., Merino, E.F., Schramm, V.L., Cassera, M.B., and Akabas, M.H. "Malaria Parasite Type 4 Equilibrative Nucleoside Transporters with Distinct Substrate Specificity." Biochem. J. 446, 179-190 (2012). PMID: 22670848
Kipp, D.R., Hirschi, J.S., Wakata, A., Goldstein, H. and Schramm, V.L. "Transition states of native and drug-resistant HIV-1 protease are the same." Proc. Natl. Acad. Sci. U.S.A. 109, 6543-6548 (2012).
Burgos, E.S., Gulab, S.A., Cassera, M.B., and Schramm, V.L. "Luciferase-Based Assay for Adenosine: Application to S-Adenyl-l-homocysteine Hydrolase." Anal. Chem. 84, 3593-3598 (2012).
Material in this section is provided by individual faculty members who are solely responsible for its accuracy and content.
Albert Einstein College of Medicine
Jack and Pearl Resnick Campus
1300 Morris Park Avenue
Forchheimer Building, Room 308
Bronx, NY 10461
Tel: 718.430.2813
Fax: 718.430.8565
TheScientist features a cover article by Dr. Vern Schramm on transition-state analogs, compounds he synthesizes that bind to enzymes and short-circuit specific chemical reactions, and their potential for a powerful new line of drugs.
New Scientist interviews Vern Schramm, Ph.D., about his research on transition state analogs, a class of drugs he has been developing that target and neutralize specific enzymes in order to combat disease. Dr. Schramm is professor and Ruth Merns Chair in Biochemistry at Einstein.


text:
An Tua Nua with Metamovements
Presented by MetaMovements Salsa at An Tua Nua, Boston
Metamovements offers semi-private salsa lessons every Wednesday starting at 7 for those who want to quickly learn how to become better dancers. At 7pm we feature a specialized semi-private lesson focused on your specific needs. Each group is based on experience level so whether you're new to salsa or have been dancing for years we have something for you. At 8 we feature a Rueda de Casino class, a type of social, ...more
NewTV Orientation
Presented by NewTV at NewTV, Newton Highlands
August 3, 2015
NewTV's orientation is a one-hour welcoming session to NewTV, and an explanation of what's possible here at the station. This class not ...more
Embodying Sacred Space: Healing for the Soul
Presented by Multicultural Arts Center at Multicultural Arts Center, Cambridge
August 5, 2015
Movement & Writing Workshop
Facilitated by: Brigette Dunn Korpela and Shana Mirambeau
Wednesday, August 5, from 1-5 ...more
Happy Hour Design Studio: Lego Challenge
Presented by Boston Society of Architects/AIA
August 5, 2015
Let your inner designer out and explore the playful side of architecture at this hands-on program for adults. Join other kids at heart and build ...more
ART WORKSHOP: Jill Pottle, Plein Air Painting
Presented by Fruitlands Museum at Fruitlands Museum, Harvard
August 4 - August 6, 2015
Enjoy the outdoors in this three-day workshop painting on location and viewing the amazing vistas at Fruitlands Museum. Working on location helps ...more
Musikgarten Family Music
Presented by New School of Music at New School of Music, Cambridge
July 9 - August 6, 2015
For ages 1-3. Designed for caregivers and their babies/toddlers to take together, these weekly classes help you learn how to play musically with ...more
Powered By Dance 2015
Presented by Jeannette Neill Dance Studio
July 20 - August 7, 2015
An Intensive for teens at The Jeannette Neill Dance Studio
A rewarding and enriching program specifically designed for ...more


text:
In a flurry of development-related announcements today North Charleston Mayor Keith Summey said the city is launching the next phase of the Oak Terrace residential development, and will separately create an "artist colony" in the Park Circle area.
The city has also purchased a foreclosed-upon restaurant on the former Navy Base adjacent to city-owned property, Summey said, and plans to use the Runaway Bay building for meetings and events.
And, the inspection process known as "due diligence" continues in a deal where the city is selling the former Shipwatch Square shopping center and former Naval Hospital to a developer that plans to draw a grocery store to the site and create housing for seniors.
"I think we are probably looking at another 60 days to close (the sale)," Summey said.
If accomplished, that sale and development would realize the city's long-sought goal of attracting a full-service grocery store to the area, at Rivers and McMillan avenues.
The proposed arts building that Summey described as an artist colony would be in the Park Circle area, in the last remaining building on the Garco manufacturing site near East Montague Avenue, where The Beach Company plans to build new housing and stores.
Summey said the city is negotiating with the company to buy the building.
Not far away, on the other side of Park Circle, Oak Terrace Preserve is a neo-traditional residential development directly across the street from Academic Magnet High School and Charleston County School of the Arts.
The city 10 years ago bought and cleared the land, which had been low-income rental housing, and has been selling lots to builders who are constructing single-family homes and townhomes in three phases, the second of which is beginning now.
"We couldn't be more happy with what has been accomplished so far," said Council President Bob King, who lives in the adjoining neighborhood.
Read more in Saturday's editions of The Post and Courier. Follow David Slade on Twitter @DSladeNews.
Notice about comments:
The Post and Courier is pleased to offer readers the enhanced ability to comment on stories. Some of the comments may be reprinted elsewhere in the site or in the newspaper. We ask that you refrain from profanity, hate speech, personal comments and remarks that are off point.
We do not edit user submitted statements and we cannot promise that readers will not occasionally find offensive or inaccurate comments posted in the comments area. If you find a comment that is objectionable, please click the X that appears in the upper right corner when you hover over a comment. This will send the comment to Facebook for review. Please be reminded, however, that in accordance with our Terms of Use and federal law, we are under no obligation to remove any third party comments posted on our website. Read our full terms and conditions.


text:
Tres Mexicanos Mexican Grill & Cantina 785-830-8415
Visit website 1800 E 23rd Street, Suite H, Lawrence, KS 66046 Open today until 10 p.m.
Tres Mexicanos provides delicious Mexican cuisine to the Lawrence, KS area. Our menu features something for everyone and our friendly staff and casual atmosphere make us the top choice for you and your family. Whether you're looking for brunch, lunch, or dinner we serve it all. Specials are also available daily.
Some of our specials include 99-cent margaritas on Mondays and Wednesdays as well as 99-cent tacos and draft beer on Tuesdays!
- Wheelchair accessibility
- Local establishment
- Kids menu
- Phone: 785-830-8415
- Alternate Phone: 785-830-8422
- Fax: 785-830-8422
This business appears in: Arts and Entertainment, Bars & Clubs, Food and Dining, Cuisines, Restaurants, Mexican
Tres Mexicanos Lunch Specials
Thursday, June 21, 2012
MONDAY Chimichangas 1/2 price (beef ,chicken, or shredded beef) 2 for 1 medium and large Margaritas
TUESDAY Hard Tacos ...
Menu Items
Served with a side of rice and smothered in green chile or cheese dip made with one choice of azada, ...
Chile Colorado
Sliced pork cooked with our special Colorado chile sauce served with tortillas, rice and beans.
Crispy Tacos
Two crispy corn tortilla tacos stuffed with your choice of beef, chicken, or shredded beef topped with lettuce and cheese ...
Pollo Jarocho
Grilled chicken breast made with shrimp, onions, and mushrooms served with rice and beans.
All chicken plates served with ...
Randy Erickson Tres Mexicanos Mexican Grill & Cantina
Great restaurant, quick service, comfortable. I get carnitas pretty much every Mexican place I go to and this place is fantastic.
Chuck Wehner Tres Mexicanos Mexican Grill & Cantina
I think this is one of the best Mexican restaurants in Lawrence. Their food is very good, the price is very reasonable and they have a lunch specials during the week. They also have various drink specials during the week.


text:
Company: Tata Consultancy Service Ltd.
Details: Under CMC Ltd. (Subsidiary Company of TCS) for Executing a mega e-governance project for the Govt. of India & Setting up Citizen Service Centre across the Country
Location: Ranchi/ Bhubaneswar/ Gorakhpur/ Patna
Salary: As per Industry Standards
Position: Citizen Service Manager
Qualification: MBA – Finance/ Operation
Experience: 8 - 10 Yrs
Job Description: Responsible for operations & service delivery at the Centre
Candidate Profile: Exp. in Banking, Retail Services or any other citizen oriented environment, Computer Savvy
Position: Accounts Officer
Qualification: M.Com
Experience: 5 - 8 Yrs
Job Description: Managing Cash & Cheques, Interfacing with banks, reconciliation, cost management, preparation of accounts, financial statements etc.
Candidate Profile: Exp. in an accountant's role preferably in a retail organisation, Computer Savvy
Position: Team Lead
Qualification: Graduate/ MBA – Operations
Experience: 3 - 4 Yrs
Job Description: Team Management
Candidate Profile: Exp. in Retail Service Delivery/ Banking Operations, Computer Savvy
Position: Citizen Service Executive (Contractual Basis)
Qualification: Graduate
Experience: 1 - 3 Yrs
Job Description: Service delivery in Front Office
Candidate Profile: Relevant Experience/ Freshers may also apply, Computer Savvy
Position: Admin Executive (Contractual Basis)
Qualification: Graduate
Experience: 3 - 4 Yrs
Job Description: General Administration Activities, Purchase, Inventory Management, Vendor Management, Housekeeping, Security, Travel & Logistics Arrangements etc.
Candidate Profile: Relevant Experience, Computer Savvy
Position: Floor Coordinators (Contractual Basis)
Qualification: Graduate
Experience: 2 - 4 Yrs
Job Description: Crowd Management, Managing Citizen Queries & Issues handholding citizens etc.
Candidate Profile: Relevant Experience, Computer Savvy
Apply with Resume mention Current CTC
Email Address: email@example.com
Email Subject: Niyukti/ Location & Post Applied For
Last Date: 27 February 2011
Drivers, Nurses, Paramedics, ITI/ Diploma, Mechanics, Retail Showroom Salesmen, Hotel Staff & Chef, Accountants OR Data Entry Operators.
you can post a FREE Job Ad by clicking here. If you don't have an Email-ID, you can still use your landline/ mobile phone number to allow candidates to contact you. So what are you waiting for?
Tuesday, February 8
Ranchi Jobs – TATA Consultancy, E-Governance Project – Citizen Service Manager | Accounts Officer | Team Lead | Citizen Service Executive | Admin. Executive | Floor Coordinators
Company: Tata Consultancy Service Ltd.


text:
Tina Dupuy: Warning of a zombie nation feasting on the metaphorical brains of the U.S. is consistent with a party now completely untethered from basic American history, science or any other evidence-based practice: The GOP is now a party standing proudly on a pro-fiction platform.
A Unified Theory of War and Taxes
Recently, Rupert Murdoch, chairman of the New York Post, personally apologized for a recent cartoon by Sean Delonas, nicknamed by some "the Picasso of Prejudice". The cartoon, which depicted a chimpanzee being shot by the police after mauling a woman, captioned "They'll have to find someone else to write the next stimulus bill". Shown here […]


text:
Renewable News
Important News about the Renewable Heat Incentive and Feed in Tariff
10 March 2011
The long awaited announcement has been made today (10/03/11) about the Renewable Heat Incentive. This piece of legalisation, the first financial support scheme in the world for renewable heat, will provide the impetus for the growth of renewable heat technologies such as solar thermal and heat pumps in the UK.
Key points are:
- £860m government scheme expected to increase green capital investment by £4.5 billion up to 2020, stimulating a new market in renewable heat;
- Incentive to increase number of industrial, commercial and public sector installations by seven times to 2020
- A full system of RHI payments will be available to households from October 2012;
- In the interim, more than a quarter of the first year's budget to be guaranteed for up to 25,000 household installations through a "RHI Premium Payment" to encourage take-up; likely levels of support are
o Solar Thermal - £300/unit
o Air Source Heat Pumps - £850/unit
o Biomass boilers - £950/unit
o Ground Source Heat Pumps - £1,250/unit
- Those taking up the Premium will then be eligible for a RHI tariff from October next year when the Green Deal begins, as will anyone else who has had eligible equipment installed from July 2009.
- Circa. 150,000 existing manufacturing, supply chain and installer jobs to be supported.
- To be implemented summer 2011
Further details can be found at
Recent News
- PTS Ready for Ecobuild 2014 - Register for your tickets TODAY!
10 January 2014
- Latest PTS appointments reflect continued growth of renewables
26 November 2012
- PTS supports National energy efficiency campaign
19 November 2012
- Plumbing Trade Supplies Welcomes Kent Conservative MP
06 July 2011
- PTS Takes Two Mps on Tour to Encourage the Uptake of Renewables
09 February 2011


text:
Rack ears for your Markbass MoMark.
Markbass MoMark Rack Ears are specifically designed for use with Markbass MoMark bass amp heads. This 2-piece rack ear kit allows you to mount either amplifier into one unit of any standard rack case.
Item # 584753 | Condition: Info | Customer Ratings: ( 5 Based on 1 reviews)
Condtion Rating
Usually arrives in 3-5 Days
3 on hand
Apply to all available items
This location is not authorized to sell products.
Please select an authorized location.
Protect Your Gear
Accidental damage, normalNormal wear and power surges are no longer an issue with these comprehensive and affordable plans. We even pay to ship your gear for repairs. More details.
Covers much more than the original manufacturer's warranty:
Limit of Liability: The least of the cost of (1) authorized repairs, (2) replacement with a product of similar features, (3) reimbursement for authorized repairs or replacement or (4) the price that you paid for the product.
*Limitations and exclusions apply. See terms and conditions for program details
Markbass MoMark Rack Ears are specifically designed for use with Markbass MoMark bass amp heads. This 2-piece rack ear kit allows you to mount either amplifier into one unit of any standard rack case.
These are very heavy duty and well made ears. They are made way better then the amp frame they are designed for. As a caution be careful when mounting them to the frame as to not over tighten the screws. Do not force it. They will strip..
For your convenience, our online inventory has been expanded to include items in our retail locations. Some items may be fulfilled from Guitar Center retail stores*. Items will be inspected to ensure the store has the product you want, in the condition you expect. If not, a store manager will contact you by phone or email within one hour.
*Select items are available for in store pick-up only
Your message has been sent.
PO Box 4769
Westlake Village, CA 91359
|* Denotes Required Field
|Order #:
|(if applicable) * Denotes Required Field
|*First Name:
|*Last Name:
|Contact Preference:
|Best Time to Contact:
|Click to add file attachment
Sending Message...


text:
By Principal Kristen Groves
On behalf of the Blacklick Elementary staff, it is truly my pleasure to extend a warm and heartfelt welcome to you as we begin the 2013-2014 school year. My name is Kristen Groves and I am honored to serve as the principal of Blacklick Elementary. I am looking forward to meeting and getting to know your child and your family as we begin the school year. I will work diligently with you and our staff to continue to foster a learning community that promotes excellence for our children. I would like to personally invite you to become involved at Blacklick. I sincerely believe that educating students is a team effort and that by working together we can make a positive difference in your child's life.
The staff at Blacklick Elementary believes in a child-centered philosophy. Teachers meet the individual needs of each child with a strong academic focus. Time on task is emphasized with the goal of using all instructional time as effectively as possible. Quality work is emphasized as students engage in hands-on learning experiences and work together cooperatively. These opportunities challenge them to be problem solvers and critical thinkers. The Blacklick pride expectation encourages all students to take pride in themselves and their school. Our parent/teacher organization, Pride Partners, is very active with parents being involved in and outside of the classroom.
As you browse our website you will find specific information and resources in the following locations:
District Calendar: Information such as holidays, progress report dates, and grade card dates.
Events Calendar: Special events such as student activities and special school events.
Forms: Electronic versions of forms such as registration, medical release, photo release, etc.
Handbooks: Gahanna Elementary Student Handbook and the Blacklick Student/Parent Handbook.
Newsletter: Current Blacklick newsletter.
PTO: A list of meetings and officers for the current year.
PTO Wellness Guidelines
Staff Information: Check the staff directory for a complete listing of staff at Blacklick Elementary along with e-mail addresses, classroom portals, and their position (grade/subject).
Main Office Phone (and to report a student absence): 759-5100
Main Office Fax Number: 759-5110


text:
Often in golf, it can take a long time for an interesting idea to take hold. That's why David Whitlam, designer/founder of Gauge Design and Whitlam Golf, believes a soleplate he first patented in 2002 makes some traditional heel-toe weighted putters even better.
The SPI-1 models ($350), which include the Devon (right) and Joseph, use a 6061 aluminum soleplate insert. The lighter aluminum saves weight compared to the milled 303 stainless steel used in the rest of the putter, so more mass can be redistributed to the heel and toe.
The SPI-1 is one of three recent designs from Whitlam. Also new is the Code M ($350), a face-balanced mallet milled from 11L17 carbon steel, and the reintroduction of the Little Dog mallet ($350), a toe-hang milled mallet that has a crescent-shape cut-out in the back flange.Follow @MikeStachura
Interested in more stories on equipment? Signup to receive Golf Digestix, a weekly digital magazine that offers the latest news, new product introductions and behind-the-scenes looks at all things equipment.


text:
Knod.es API
Knodes is a service that provides data about users of websites and applications based on data-driven insights their networks. Knodes offers information about users of applications and websites based on their profiles from their social networks. The Knodes API allows developers to access and integrate the functionality of Knodes with other applications and to create new applications. Public documentation is not available; interested developers should sign up here: http://knod.es/index/signup
Source Code
Sorry, no source code for this API.
Sorry, no resources found for this API.
Developers (0)
Comments (0)
Followers (1)
Sorry, no mashups for this API.


text:
Register now for free, or sign in with any of these services:
Why is this a story?
Marty will stand on his birthday hat tonight. No way he does not give an epic performance.
Pierre should wear a helmet because someone is going to shot a puck at him just to shut him up. Between the glass? No, up his glass!
Following Fuente's logic, I guess "local command" should call Fuentes onto the rug and dicipline him for his "hypothetical" leadership.
Kovalchuk was alway Plan B (Parise Insurance Policy).
Bernie, there are Yankees who don't break a sweat for that kind of money.
The best skating legs since Eric Heiden. Not only will Kovalchuk play out his Deivls contract, the Rangers will sign him afterwards to do a lap aroung the Garden. (So, google Eric Heiden, kids!)
He may be DeBoering but he is getting the job done. He should, however, hire a Bench Lawyer to do his complaining and appealing to the on-ice officials. Pete just does not look terribly passionate or animated. Intimidating? Forget about it!
Looks like Parise is being lobbied in the press by his teamates. A signing would put a lot of enegy into this team. If Zach wants to be on a contender, how could he do better than teaming up with Kovy for ten years?
I am pulling for johnny Oduya. I'm sure Lou offered Greene in the Kovy trade, but Atlanta was not stupid and insisted on Oduya. This guy can skate, pass, see the ice and he is just shy of thirty years of age. We just need the Jets to have a losing streak so to make Johnny expendable.
Time out, Coach DeBoer. Starting March 1, the Devils have eight games in thirteen days. This is simply how the NHL schedule is put together. The stronger team wins.
Calm Down. old boy!
Thanks for the post, Matt. Now we know that at least three people have read Ms. Oliver's essay.
Ah, Pastor McGreevey. Did you really have to invoke his name?
Sheila, please share your thoughts with us on Obama's comeback.
Do you really think Zajac is coming back this year?
Had to go lower case lettering. Looks real cool.
Look how many Cups Gomez has, and now he is booed by his hometown fans in Montreal. Gomer thought he would escape a declining team and look where he is now. Also, Dads make bad agents. Carlos Gomez does not take the fans' abuse and wrath of the press, he only spends the kid's money.
Henrique is the best thing to come up to the Devils since Parise. Remember those "Parise is Better" chants when Crosby and the Pens came to town.
Great. An extra $1.05 if I get off the TPKE at #14 instead of 13A. Is this the most expensive mile in the world of toll roads? Do they justify this charge for the view of Newark Liberty Aitport? I will exit at #13A just so I can drive by one of Jersey's last manufacturing plants, the Budweiser Brewery.


text:
Finally Pretty Lights dropped a new f*cking awesome track!!!!!!!! I don't know what to say about this gentleman! If he decide to make a new track, you can proceed that it will blow your mind! Check out this great one called "So Bright"!
For more great Electronic, Hip Hop shit made by Pretty Lights, just check out his soundcloudpage or search this site!


text:
One of the benefits of living in a split level is the amount of storage. It seems that in the 50s storage was really important and they took advantage of every nook in the house. As part of our basement project we had to go through a lot of our stuff. We still had piles of boxes in the basement from our move two years ago. In order for things to be more organized and like to be stored with like, I tackled the attic storage space we have. We can enter it through a closet with a ladder, it's about four feet high and is a room before you enter the actual roof space. It's located behind the master bath and on top of our kitchen. It's a dry space and really hot in the summer!
The first thing I did was to take EVERYTHING out. I knew what most things were, but over the past two years we'd been adding random things that did not make much sense. I sorted and sorted and we donated two large boxes to Goodwill. Then hubby added brackets and shelves and we cleaned the space. Don't you love the eclectic floor tile and mint coloured wall?
By adding the shelves and sorting things properly we were able to move a good chunk of stuff from the basement to the attic. What lives there now?
- Luggage and carry-on bags (close to bedrooms, good for packing)
- Extra duvet, pillows and blow-up bed
- Cat carriers
- Family silver
- Memory boxes (hubby's, mine, wedding)
- Mine and hubby's CDs (don't use them, but can't part)
- Stereo equipment that's not in use right now
- Picture frames I want to keep for future use
- X-mas decorations
- Halloween decor and costumes
- Party things (lanterns, hats, Easter stuff, Thanksgiving, etc.)
- Saddle, helmet and riding boots (not in use right now)
- Box with various drapes and bags that I can't part with
I am feeling much better about this space, we don't have trouble finding things and were able to lighten the amount stored in the basement significantly. Do you have an attic? Any skeletons hiding there (I have a Halloween one)?


text:
Fairland's Wireman makes 2 Ohio finals
COLUMBUS -- Fairland distance runner Raine Wireman qualified for two events in the Ohio Track and Field State Championships.
The state meet is Friday and Saturday in Jesse Owens Memorial Stadium at Ohio State University in Columbus. Competition begins Friday at 9:30 a.m. Saturday's action starts at 9 a.m. Daily admission is $10. Children age two and younger get in free.
Wireman was the Boys Division II region champion in the 1600-meter run with a time of 4:26.95.
The senior also ran on the qualifying 4x800 relay that had a time of 8:19.33. The Dragons placed fourth in the regional with a foursome of junior Taylor Lewis, senior Logan Rowe, sophomore Josh Sifford and Wireman.
Chesapeake qualified two girls in Division II. Jordan Porter, a junior, took second place in the regional with a toss of 39-2.5. Freshman Atiya Spaulding was a regional second-place finisher in the 300-meter hurdles with a time of 47.53.
Coal Grove also has two athletes in the Division III meet -- Sophomore Brandon Adkins for the boys and senior Darrien Hankins for the girls. Adkins cleared 6-5 for a regional runner-up finish. Hankins was third in the regional discus with a toss of 110-9.
Gallipolis junior Hannah Watts qualified for the Girls Division II meet in the 400-meter run with a time of 58.03.
Wheelersburg seniors Zach Jenkins and Ross Pyles qualified in the Boys Division III long jump (20-3.50) and discus (142-10 respectively.


text:
Special Offers
Visit this category to view/order our books that have special pricing.This category features only books that have already been released. Be sure to check our "Coming Soon" category if you are searching for a title that is currently under production.
Richmond, VA Fire Department: 1858-2008
Starting at: $57.50
Miami-Dade Fire Rescue Department 75th Anniversary - 2010 History
Starting at: $55.00
3 Item(s)
per page
Grid List


text:
August 4, 2015 | 1:00 pm CST - 3:00 pm CST
8554 Northwest Drive, Southaven, MS 38671
Are you interested in starting your own business, but don't know where to begin? This seminar outlines the basic steps to start a business. Topics include: regulations such as licenses and permits; ...
August 4, 2015 | 1:00 pm CST - 2:30 pm CST
398 East Main Street, Tupelo, MS 38801
1230 Raymond Road, Jackson, MS 39204
This seminar present ways to maintain good records that will help you monitor the progress of your business, prepare your financial statements, identify source of receipts, keep track of deductible ...
August 4, 2015 | 1:00 pm EST - 3:00 pm EST
This is a 100-level course for companies that have completed the foundation "Doing Business with the Federal Government" introductory class, or equivalent. The course will cover the who, what, ...
Registration Required
August 4, 2015 | 1:00 pm CST - 4:00 pm CST
5015 E. 29th St North,, Wichita, KS 67220
The Wage and Hour Division of the U.S. Department of Labor is responsible for conducting wage surveys to establish the wage rates applicable to construction projects that fall within the jurisdiction ...
August 4, 2015 | 1:00 pm PST - 4:00 pm PST
1437 S. Jackson Street, Seattle, WA 98144
We structured this class to give our students and entrepreneurs the opportunity to learn about building basic projected financials. Class participants will be asked to build out projected financials ...
August 4, 2015 | 1:00 pm EST - 4:00 pm EST
This webinar is designed for 7j eligible firms. This webinar will allow participants to:
• Provide a definition and practical steps in the Capture Management process
• Explain methodologies to ...
August 4, 2015 | 3:00 pm PST - 5:00 pm PST
455 Market Street, Suite 600, San Francisco, CA 94105
Save money on your taxes by learning the IRS rules and regulations that apply to small-business owners, and get answers to your tax questions in this informative, interactive live seminar covering ...
August 4, 2015 | 4:00 pm EST - 7:00 pm EST
210 S. Jefferson Street, Roanoke, VA 24011
Want to Start a Small Business? Great class to understand what you need to do.
August 4, 2015 | 4:00 pm MST - 6:00 pm MST
1607 W. Jefferson Street, Boise, ID
Business Launch is a short (2-hour) overview of the fundamentals of operation planning, market planning, and financial planning that drive success as a small business owner.
Sign up for e-mail updates.


text:
Posts filtered on Tag
Awe factor disappears from read option after NFL defenses react
On back-to-back Sundays, the Texans will face the biggest hot new thing in the NFL. And possibly the newest fad. The read option was perfected during the last decade at the college level, captured by Chip Kelly's blink-and-you'll-miss-it spread offense at the University of Oregon. It's derived from multiple formations that have paralleled the sport's […] [Read More]


text:
The Harry S. Truman Scholarship
Website: http://www.truman.gov
Information Meeting: October 17, 2014, NRLN S-421, 4-5 pm.
Campus deadline: December 1, 2014
Final Deadline: February 3, 2015
Description: The Harry S. Truman Scholarship Foundation awards college students who wish to attend graduate school in preparation for careers in government or elsewhere in public service. They will receive leadership training, graduate school counseling, preferential admission, and merit based aid to some premier graduate institutions, and internship opportunities with federal agencies. Scholars are required to work in public service for three of seven years following completion of a Foundation funded graduate degree program as a condition of receiving funding. The Foundation defines public service as employment in government at any level, uniformed services, public-interest organizations, nongovernmental research and/or educational organizations, public and private school, and public service oriented non-profit organizations.
Amount of support: The Foundation awards $30,000 merit-based scholarships to college students who wish to attend graduate school in preparation for careers in government or elsewhere in public service.
Number of scholarships: Seventy to seventy-five scholarships
Eligibility: A Truman scholarship nominee must be:
- A junior pursuing a bachelor's degree at a four-year institution;
- Nominated by the Truman Scholarship Faculty Representative at his or her respective institution;
- In the upper quarter of his or her class;
- A United States citizen, permanent resident or a United States national from American Samoa or the Commonwealth of the Northern Mariana Islands. Resident aliens (green card holders) are not eligible.
A good candidate for the Truman Scholarship also:
- Has an extensive records of public and community service;
- Has an outstanding leadership potential and communication skills; and
- Committed to careers in government or elsewhere in public service, as defined by the Foundation.
Application Procedures: Candidates must first be nominated by the Truman Faculty Representative at their institution. Each accredited four-year institution may nominate up to four students for the 2010 awards. There will be a competitive selection process to determine CU's four students. Candidates will complete an on-line application form, including several short essays. This application requires three letters of recommendation.


text:
DreamHost API
DreamHost is a web hosting provider and domain-name registrar. The DreamHost API provides access to the site's mailing list functionality: add/remove subscribers, make an announcement, get usage.
API key
Followers (7)
Developers (0)
Sorry, no developers found for this API.
API Mashups (0)
Sorry, no mashups for this API.
Source Code
Sorry, no source code for this API.
Sorry, no resources found for this API.
Developers (0)
Comments (1)
This is a great API and really has a lot of good functionality for announcement list management, user management, MySQL management and more. It even allows you to resize your Dreamhost PS. Great for devs that want to incorporate features into their applications.
I've put together a CodeIgniter Library for the Dreamhost API that would be very useful for CodeIgniter devs out there. You can check it out at http://www.blueemberdesign.com/codeigniter-dreamhost-api-library/
Followers (7)
Sorry, no mashups for this API.


text:
Lab talk
Jul 17, 2008
Surface nanocrystallization of stainless steel for reduced biofilm adherence
A common complication associated with medical implants results from infectious biofilms, which may cause chronic infection that is difficult to control. The physiology of bacteria that are part of a biofilm is altered such that they are very resistant to both antibiotics and the human body immune response. Therefore, preventing or limiting the formation of bacterial biofilm to the surface of indwelling medical devices is an important approach to control bacterial biofilm-related infections.
This study demonstrates a simple and effective approach – a combination of surface nanocrystallization and thermal oxidation treatment – for reduced biofilm adherence to stainless steel with the aim of suppressing the formation of biofilms on medical implants (suitable for not only stainless steel but also other passive metallic implant materials).
It is known that the passive film or a thermally formed oxide film on a material can reduce its reactivity. Such a function could be significantly enhanced when the substrate is nanocrystalline, because the associated high-density grain boundaries can considerably promote element diffusion (e.g. chromium diffusion along grain boundaries), increase the oxide nucleation rate and enhance the oxide adherence to the substrate. All of these could generate a stronger, more protective and stable oxide film. The expected advantages motivated the authors to conduct the present study.
The new findings are: 1) this feasible surface modification process combining nanocrystallization and thermal oxidation results in markedly reduced adhesive force for biofilms; 2) the binding assays for assessing the ability of Pseudomonas aeruginosa to bind to nanocrystalline and microcrystalline stainless steel surfaces have provided direct evidence to confirm the original expectation; and 3) the correlation between adhesion and electron behavior has been demonstrated.
This surface modification has the potential not only for suppressing bacterial biofilms on medical implant materials but also for modifying materials used in food processing and storage as well as for biocorrosion control. It is possible to add additional elements into the nanocrystalline surface layer to further improve implant surfaces and others with anti-bacteria capability. The follow-up research is being planned and conducted.
About the author
Bin Yu is a PhD student, conducting research on biofilms' adherence control through surface engineering, at the department of biomedical engineering, University of Alberta, Canada. Elisabeth Davis is a PhD student, involving research in the area of immunology, at the department of medical microbiology and immunology at the same university. Robert S Hodges is a professor in the department of biochemistry and molecular genetics at the University of Colorado Health Sciences Center at Fitzsimons, Colorado. The areas of interest of Prof Hodges are biochemistry and molecular genetics. Randall T Irvin is a professor in the department of medical microbiology & immunology, University of Alberta. His areas of research interest are the pathogenic mechanisms and infections mediated by Listeria monocytogenes and Candida albicans, and biofilm formation on various solid surfaces. D Y Li is a professor in the department of chemical and materials engineering at the University of Alberta. His areas of research interest are surface science and engineering for biomedical, tribological and photocatalytic applications.


text:
I want a cupcake stool! And the Osborne and Little Fabric below is whimsically sophisticated.
The home was designed by Architect Federic Schwartz and designers Tony Ingrao and Randy Kemper.
Here are a few more children's rooms designed by the Ingardo Design team. They do it all: classic, modern, eclectic, contemporary and rustic:


text:
Don't miss your chance to save on some of your favourite designers with up to 80% off at LN-CC, we are talking major labels such as Preen, Givenchy, Haider Ackermann and more! Here is your shopportunity to update your wardrobe with some must-have timeless pieces. Don't wait around, this sale ends today!
ShopStyle Spotlight: Stylebop.com up to 50% off Sale
Here at ShopStyle HQ there is always a shopportunity waiting to happen and today we have a fantastic new year treat from our lovely friends at Stylebop.com! Shop some amazing designers for less with further reductions of up to 50% off in the Stylebop.com winter sale, this is definitely one not to be missed!
Get stylish and pay less, shop the sale now!


text: E! News Host, Disney Dreamers Academy speaker and actor Terrence Jenkins (also known as Terrence J) has a passion for inspiring youth to believe and achieve their dreams. Disney Dreamers Academy hosted a Mini-Empowerment Session featuring Terrence J on Saturday, September 21 at Disneyland Resort in Anaheim for 100 mothers and their children. Terrence J participated in a panel discussion highlighting the pursuit of his dreams, the inspiration he received along the way and how he is helping others achieve their dreams through Disney Dreamers Academy and his new book, The Wealth of My Mother's Wisdom. Additional panelists included his mother Lisa Gonzalez, actress Lauren London and Disney Dreamers Academy Champion (alumnus), 19-year-old Princeton Parker.


text:
Honda Tiger Full Modifikasi Touring
2012 Honda New Tiger Full Modifikasi Touring Extreme
Tiger Full Modified Touring
Item Condition: Used
Price: Rp. 25 million
Seller Location: DKI Jakarta
WTS Honda Tiger Revo March 2008, Color Blue - Depok City / Touring Full modifications.
Description Motor:
- Tread Width Wheels / Tires DP-110, Ban BLKNG-130.
- Maxia Top Box 3 (E55) Italy & Box E41 Keyless side (Italy).
- Local Wingrack bracket.
- Local Windsield.
- Double Standard Muffler (Exhaust Muffler Sawangan dibobok in EDI - Depok, Sounds fine if the course of casual / noisy if its gas in betot).
- HT Antenna
2012 Honda New Tiger Full Modifikasi Touring Extreme
Accesoris lights & horn:
- Fog lamps DLAA.
- Modification of strobe lights.
- Led Lights at Spion + Plate number.
- Fog lights / Shoot.
- Siren / Toa.
- Hella horn Supertone.
The downside:
- Currently this motor does not have speedometers, because last year (2010) ever broken / ga spedonya so in the off road & not installed anymore.
- It never Rain Machine 1x (Date October 15, 2011).
Machine groomed condition, Motor Ready to use, Reason is sold "Additional costs for home renovation", the motor position is at:
Dormitory Jln.Belakang Cilodong Kostrad Division 1 - Depok.Untuk you are serious only, can contact my number: 081 323 833 326.
Please negotiable Gan / Sis, especially Rosa Afgan No, make that Hobby Pas touring motorcycle is really easy, ane can not jelasin with the words, please dirasain own gan (If you've purchased).
Bonus (Make that purchase motorcycles without negotiable):
- Double Visor Helmet Snail (white color, condition baret2 advised there was already 2.5 yrs pake)
- Bracket / tray Box E55 locally, (if that is ori nemplok dimotor it from GIVI).
- Alloy Wheels Ori (but ane search first in warehouse, because not long already unloading warehouse).
NB: Can TT with Honda Vario Techno CBS 2010/2011