text:
At least two clusters of CPUs are present in a multiprocessor computer system. Each CPU cluster has a given number of CPUs, each CPU having an associated ID such as an ID number. An additional ID number, not associated with a CPU in the same cluster, is associated with the opposite CPU cluster that appears to the original cluster as a "phantom" processor. A round-robin bus arbitration scheme allows ordered ownership of a common bus within a first cluster until the ID reaches the "phantom" processor, at which time bus ownership passes to a CPU in the second cluster. This arrangement is preferably symmetric, so that when a CPU from the first cluster requests ownership of the bus, it is granted bus ownership by virtue of the first cluster's appearance to the second cluster as a "phantom" CPU.
1. A multiprocessor computer system having a bus, the system comprising:
a) a first cluster of a plural number m CPUs called Cluster A, having a first CPU ID scheme with at least (m+1) IDs including 0A, 1A, . . . mA, wherein:
a1) a first CPU is associated with an ID 0A,
a2) a second CPU is associated with an ID 1A, and so forth, through
a3) an m-th CPU is associated with an ID (m-1)A, and
a4) an ID mA is not associated with any CPU in Cluster A;
b) a second cluster of a plural number n CPUs called Cluster B, having a second CPU ID scheme with at least (n+1) IDs including 0B, 1B, . . . nB, wherein:
b1) a first CPU is associated with an ID 0B,
b2) a second CPU is associated with an ID 1B, and so forth, through
b3) an n-th CPU is associated with an ID (n-1)B, and
b4) an ID nB is not associated with any CPU in Cluster B; and
c) an arbiter for arbitrating control of the bus among the CPUs from Cluster A and Cluster B, the arbiter including:
c1) means for associating entire Cluster B as a phantom CPU with the ID mA in Cluster A; and
c2) means for associating entire Cluster A as a phantom CPU with the ID nB in Cluster B.
2. The computer system of claim 1, wherein:
Cluster B is associated with Cluster A's ID 3A as a phantom processor; and
Cluster A is associated with Cluster B's ID 3B as a phantom processor.
3. The computer system of claim 2, wherein:
the CPUs are all Intel® Pentium® Pro processors.
4. An arrangement for use in a multiprocessor computer system for arbitrating CPU access to a common bus, the arrangement comprising:
at least first and second CPU clusters including respective pluralities of CPUs; and
associating means for uniquely associating CPUs with respective CPU IDs and for associating a special CPU ID from a given one of the first and second CPU clusters with an entire opposite one of the first and second CPU clusters, so as to arbitrate access to the common bus by CPUs from both the first and second CPU clusters by allowing only a single CPU at a time to control the common bus.
5. The arrangement of claim 4, wherein:
each of the first and second clusters includes first, second and third CPUs having respective first, second and third CPU IDs; and
the associating means constitutes means for associating a fourth CPU ID with the entire opposite one of the first and second CPU clusters.
6. The arrangement of claim 4, wherein the associating means includes:
arbiter means for monitoring for a bus request from a bus-requesting CPU in a bus-requesting CPU cluster, and for generating a first or second bus request signal that indicates the bus request to one of the first and second CPU clusters that is opposite to the bus-requesting CPU cluster.
7. The arrangement of claim 6, wherein the arbiter means includes:
first and second bus state tracker means for receiving bus requests from the first and second CPU clusters, respectively, for indicating receipt of the bus requests, and for identifying the bus-requesting CPU within the bus-requesting CPU cluster.
8. The arrangement of claim 7, wherein the arbiter means includes:
top arbiter means, responsive to the first and second bus state tracker means, for generating the first and second bus request signals.
9. The arrangement of claim 8, wherein:
the first and second bus state tracker means and the top arbiter means constitute programmable logic arrays embodying state space machines.
10. A method of arbitrating control of a bus that is shared among plural processors included in at least a first processor cluster and a second processor cluster, the method comprising:
a) granting bus control to a first sequence of at least two actual processors that are within the first processor cluster; and
b) granting bus control to a first virtual processor that is identified in the first processor cluster, this granting bus control to the first virtual processor constituting:
b') granting bus control to a second sequence of at least two actual processors that are within the second processor cluster.
11. The method of claim 10, further comprising:
c) granting bus control to a second virtual processor that is identified in the second processor cluster, this granting bus control to the second virtual processor constituting:
c') granting bus control to a third sequence of at least two actual processors that are within the first processor cluster.
12. The method of claim 11, wherein the first sequence of actual processors constitutes a predetermined, prioritized sequence in which order bus control is strictly granted, so as to implement a "next-in-line" ordering scheme within each of the first and second processor clusters.
13. The method of claim 10, wherein the first sequence of actual processors constitutes a predetermined, prioritized sequence in which order bus control is strictly granted, so as to implement a "next-in-line" ordering scheme within each of the first and second processor clusters.
14. An arrangement for use in a multiprocessor computer system for arbitrating CPU access to a common bus, the arrangement comprising:
a) at least first and second CPU clusters including respective numbers of CPUs; and
b) associating means for uniquely associating CPUs with respective CPU IDs and for associating a special CPU ID from a given one of the first and second CPU clusters with an opposite one of the first and second CPU clusters, so as to arbitrate access to the common bus by CPUs from both the first and second CPU clusters by allowing only a single CPU at a time to control the common bus wherein the associating means includes:
b') arbiter means for monitoring for a bus request from a bus-requesting CPU in a bus-requesting CPU cluster, and for generating a first or second bus request signal that indicates the bus request to one of the first and second CPU clusters that is opposite to the bus-requesting CPU cluster; wherein the arbiter means includes:
b") first and second bus state tracker means for receiving bus requests from the first and second CPU clusters, respectively, for indicating receipt of the bus requests, and for identifying the bus-requesting CPU within the bus-requesting CPU cluster.
15. The arrangement of claim 14, wherein:
each of the first and second clusters includes first, second and third CPUs having respective first, second and third CPU IDs; and
the associating means constitutes means for associating a fourth CPU ID with the opposite one of the first and second CPU clusters.
16. The arrangement of claim 14, wherein the arbiter means includes:
top arbiter means, responsive to the first and second bus state tracker means, for generating the first and second bus request signals.
17. The arrangement of claim 16, wherein:
the first and second bus state tracker means and the top arbiter means constitute programmable logic arrays embodying state space machines.
18. A method of arbitrating control of a bus that is shared among plural processors included in at least a first processor cluster and a second processor cluster, the method comprising:
a) granting bus control to a first sequence of at least one actual processor within the first processor cluster; and
b) granting bus control to a first virtual processor that is identified in the first processor cluster, this granting bus control to the first virtual processor constituting:
b') granting bus control to a second sequence of at least one actual processor that is within the second processor cluster;
wherein the first sequence of actual processors constitutes a predetermined, prioritized sequence in which order bus control is strictly granted, so as to implement a "next-in-line" ordering scheme within each of the first and second processor clusters.
19. The method of claim 18, further comprising:
c) granting bus control to a second virtual processor that is identified in the second processor cluster, this granting bus control to the second virtual processor constituting:
c') granting bus control to a third sequence of at least one actual processor that is within the first processor cluster.
This application claims priority to U.S. provisional application 60/036,924, filed Feb. 7, 1997.
1. Field of the Invention
The present invention relates to multiprocessor arrangements in computer systems. More specifically, the invention relates to an extension of a known multiprocessor scheme to allow additional processors to share the same bus.
2. Related Art
In recent years, two-CPU (dual) and four-CPU (quad) processing ×86 servers have become a staple of the corporate world. Powered first by Intel®i486 chips, then Pentium® processors, and finally Pentium® Pro chips, these systems have expanded the role of the PC server into fields once dominated by significantly more expensive minicomputers and mainframes. The emergence of Intel's® MP spec boosted the proliferation of these servers by providing a unified specification for hardware and software vendors.
It is recognized that multiprocessing is not the only option for handling an increased workload. Network supervisors could merely reduce the size of networks and increase the number of servers. This approach, however, would be far more costly. Additionally, company-wide exchange of data would be slowed as the various networks would have to constantly communicate with each other over relatively slow network lines.
A case could also be made for merely selecting a more powerful processor in the first place. Throughout the history of PC servers, there have often been RISC (reduced instruction set computer) processors available that have been more powerful than the current ×86 leader. Multiprocessor ×86 configurations, however, have usually been able to match or exceed the power of these single RISC chips at significantly less cost. These multiprocessor configurations have also maintained compatibility with a wider range of readily available hardware and software, further reducing the costs of operation and implementation.
A further argument for multiprocessor-ready servers is the efficient scalability afforded to the network. Companies can start with exactly the amount of processor power they need. They can utilize the fastest ×86 processor available, or opt for a more affordable alternative. As the network grows, increased use can be accommodated simply by adding more processors and memory. This approach is substantially more cost-effective than replacing the entire server. It also spreads out a company's IS (information systems) investment over a longer period, reducing financing costs and better accommodating current budgets.
Accordingly, the advantages of multiprocessor arrangements are apparent, and the need in the art for optimal multiprocessor schemes has become of increasing importance.
In the mid-to-late 1980s, the versatile ×86-based personal computer was the subject of a major evolution in both form and function. Diverging from their roots as terminal emulators and single user workstations, many of these systems were reconfigured for use in network server configurations. At a department level, these original servers and their accompanying local area networks proved to be an effective, low cost alternative to traditional mini-computer/terminal environments.
But as networks grew in both size and importance, it became obvious that further expansion of storage and memory would need to be matched by a significant increase in processor power. To address this issue, a number of different multiprocessor configurations were developed. Some of these configurations emphasized power, often at the sacrifice of cost efficiency. There has been a need in the art to combine power and cost-efficiency.
Over the history of ×86 server development, several configurations have evolved for implementing multiple processors. For example, concerning Pentium® Pro based servers, three multiprocessing architectures are being used. They are the Parallel Bus, cc Numa, and Clustering architectures. While each of these configurations has its own advantages, each also involves certain difficulties.
The parallel bus architecture has been, by far, the most popular in the development of ×86-based servers. In a parallel bus architecture, the various processors are said to be "closely coupled." Communication and interaction among the various processors is rapid and efficient, with all parts of the process operating at fill external CPU speed. For example, one of Assignees's earliest multiprocessing 386 servers was based on a proprietary C-Bus architecture in which all processors and memory resided on an extended 32-bit bus. This implementation worked well for earlier processors with their relatively limited power requirements and low heat generation. The parallel bus architecture design offers easy and efficient scalability, and with Intel's® Orion chip set, this architecture supports a sustained data bandwidth exceeding 400 MB/s. Quad processor support is built into the Pentium® Pro chip, making four-CPU systems based on this architecture cost-efficient. And because of Intel's® MP spec v 1.1 and 1.4, operating systems and applications supporting such servers are both plentiful and economical.
Using more than four Pentium® Pro chips, however, the advantages of the conventional parallel bus architecture begin to fade. For signal strength, the processors must be in close physical proximity. But physically grouping the processors together is a design challenge in itself, and heat build-up becomes a critical problem.
The Pentium® Pro chip also offers its own logical challenges. To promote multiprocessing the Pentium® Pro chips offers built-in support for only a two-bit processor APIC (Advanced Programmable Interrupt Controller) ID code. This results in four possible binary combinations--00, 01, 10 and 11. Translated into decimal numbers, it supports processor IDs of 0, 1, 2, and 3. It is this processor identification that facilitates data bus arbitration in an SMP (symmetrical multiprocessing) system. While this design makes engineering two- and four-CPU systems easier and more cost-effective, it does not support a standard parallel upgrade path for more than four processors, thereby substantially limiting system performance.
Like the parallel bus architecture, the cc Numa architecture keeps processors closely coupled, resulting in efficient use of processor resources. The downside of this design, however, is that it requires a proprietary operating system and proprietary applications. This makes it an inappropriate design for most standard corporate environments. As a result, systems utilizing this architecture are primarily utilized for unique high-end applications requiring more than eight processors.
In a clustering environment, multiple servers are actually connected together to achieve extended multiprocessing. This use of duplicate servers makes this approach inherently fail-over ready. Up to now, this has also been the only easy way to harness the power of more than four Pentium® Pro chips. This approach, however, is plagued with limitations.
The most prominent limitation of the clustering approach is the physical link between the servers. With current Ethernet technology, the server to server connection is limited to a 100 MB/s bandwidth. This is less than a fifth of the potential bandwidth of a parallel bus architecture. Partitioning data storage between the two servers is also a problem that needs to be addressed in server-clustering arrangements.
Another major problem with server-clustering is a lack of SMP software support. To date, there is no industry-wide standard to support true symmetrical multiprocessing in a clustering configuration. As a result, clustering is currently application-dependent. Most clustered servers today are redundant servers, utilized for their fail-over capabilities rather than enhanced processor power. These configurations can, however, co-exist with parallel bus architecture systems.
In view of these various inadequate alternatives to multiprocessing expansion, there has long been a need in the art to develop a server supporting more than four processors such as the Pentium® Pro. To fulfill this need, several issues had to be addressed.
First the logical limitations of the Pentium® Pro chip must be dealt with. As stated above, the basic implementation of the Pentium® Pro chip only supports a two-bit processor ID code. This particular convention limits the number of Pentium® Pro chips in a system to four. To overcome this limitation, the art has not yet tapped unused aspects of the chip to extend the identification process.
Second, bandwidth limitations have been a factor limiting progress in the art. Clustering would be the easiest way to implement multiple processors. But with clustering comes limited bandwidth. There has been a need in the art to tap the benefits of clustering without incurring the bandwidth limitations of a system-to-system link.
Third, physical challenges have hampered progress in this technology. Ideally, a Pentium® Pro chip-based system with more than four processors would offer the bandwidth of a closely-coupled parallel architecture. But physical necessities of coupling more than four chips in a standard parallel architecture results in an intolerable level of heat build-up, as well as an unwieldy system board design. The unmet challenge has been to achieve the bandwidth of a closely-coupled parallel architecture without its physical limitations.
Fourth, electrical requirements, namely extensive power requirements of multiple Pentium® Pro chips, have not been dealt with in the art. A successful multiprocessor server needs to support a large number of Pentium® Pro chips without exceeding the electrical resources of a normal corporate environment. It would need to support these chips in a cost-effective manner.
Fifth, lack of software support has been a problem. A successful corporate server must support off-the-shelf versions of popular operating systems and applications. To comply with this requirement, those skilled in the art must develop a system that conforms to current MP specifications.
It is to meet the foregoing requirements, and to overcome the foregoing limitations, that the present invention is directed, as described in the Summary of the Invention and in the Detailed Description of the Preferred Embodiments thereof. As background for understanding the invention and its advance in the art, a known multiprocessor arrangement is now discussed in more detail.
As introduced above, multiprocessor arrangements, involving plural processors that share a common bus 100, are known in the art, as shown in FIG. 1. This sharing of busses commonly involves controlled sharing of data, address and control busses to allow the CPUs to have access to and control of peripheral devices (not shown).
APIC (Advanced Programmable Interrupt Controller) ID Expansion is a known scheme of identifying each of four processors that share a common bus. The scheme is described in the Pentium® Pro Family Developer's Manual, Volume 1 (Specifications), Chapter 4 (Bus Protocol), available from Intel® Corporation, P.O. Box 7641, Mt. Prospect, Ill., 60056-7641 (order no. 242690), January 1996. Reference is also made to U.S. Pat. No. 5,515,516 (Fisch et al, Intel® Corporation), which discloses an initialization mechanism for symmetric arbitration agents. These documents are incorporated herein by reference as if reproduced in full below.
In this known four-processor system, the APIC ID for each processor is assigned by taking the bus number assigned to each processor. FIG. 1 illustrates how the bus number is determined.
Referring to FIG. 1, each processor 0, 1, 2, and 3 has three inputs, BR1#, BR2# and BR3#, as well as one output BR0#. All the BRn# lines of each CPU are interconnected among four processors through four external signals, BREQ0#, BREQ1#, BREQ2# and BREQ3#. This connection associates the APIC ID with each CPU such that the processor can use it during multiprocessor applications.
Upon power-up, the system logic asserts the signal BREQ0# active, leaving the other three signals BREQ1#, BREQ2#, and BREQ3# inactive. This forces the three BR1#-BR3# inputs of each CPU to be as shown in the following chart:
______________________________________CPU BR1# BR2# BR3# Binary Value______________________________________CPU #0: 0 0 0 = Binary 0CPU #1: 0 0 1 = Binary 1CPU #2: 0 1 0 = Binary 2CPU #3: 0 1 1 = Binary 3______________________________________
Each CPU uses the binary setting of the BRn# lines to determine its APIC ID.
The Pentium® Pro processor also has a way to strap its APIC ID to belong to a different group of four processors called a cluster. Specifically, address lines A12# and A11# are used for this purpose. Upon reset each CPU, beside determining its lower 2-bit APIC ID, samples the logic state of both A12# and A11# lines to set the cluster ID according to the following chart.
______________________________________A12# A11# Cluster ID APIC ID Range______________________________________Logic 0 Logic 0 3 C-FLogic 0 Logic 1 2 8-BLogic 1 Logic 0 1 4-7Logic 1 Logic 1 0 0-3______________________________________
Since A12# and A11# are normally pulled to logic 1, the default cluster ID for a standard four-CPU system is 0.
As mentioned above, this known arrangement provides multiprocessor ability for up to only four processors. Accordingly, in view of the foregoing performance demands and design challenges, there has been a need in the art to provide common-bus multiprocessor arrangements in which a larger number of processors are supported. The present invention is directed to meeting these performance demands and design challenges.
The invention makes use of an innovative bus-clustering technology to expand the quantity of processors that may efficiently and cost-effectively share a common bus. The invention has addressed the design problems discussed in the Background of the Invention by improving upon the best elements of parallel bus and server-clustering architectures. The result is a bus-clustering architecture allowing an increase in the processing power of the multiprocessor system without incurring the shortfalls of known multiprocessor systems.
The invention involves at least two clusters of CPUs. Each CPU cluster has a given number of CPUs, each CPU having an associated ID such as an ID number. An additional ID number, not associated with a CPU in the same cluster, is associated with the entire opposite CPU cluster that appears to the original duster as a "phantom" processor. A round-robin bus arbitration scheme allows ordered ownership of a common bus within a first cluster until the ID reaches the "phantom" processor, at which time bus ownership passes to a CPU in the second cluster. This arrangement is preferably symmetric, so that when a CPU from the first cluster again requests ownership of the bus, it is granted bus ownership by virtue of the first cluster's appearance to the second cluster as a "phantom" CPU.
Other objects, features and advantages will become apparent to those skilled in the art upon a reading of the following Detailed Description in accompaniment with the attached drawings.
The invention is better understood by reading the following Detailed Description of the Preferred Embodiments with reference to the accompanying drawing figures, in which like reference numerals refer to like elements throughout, and in which:
FIG. 1 illustrates a conventional multiprocessor arrangement involving four CPUs that share a bus, each CPU being assigned a respective two-bit APIC ID code.
FIG. 2 illustrates APIC ID expansion according to a preferred embodiment of the present invention, the scheme involving two clusters of three CPUs per cluster.
FIG. 3 illustrates the bus ownership priority chain of the known arrangement shown in FIG. 1.
FIG. 4 illustrates bus arbitration expansion according to a preferred embodiment of the present invention.
FIG. 5 illustrates the bus ownership priority chain of the inventive arrangement shown in FIGS. 2 and 4.
FIG. 6 illustrates details of a preferred embodiment of the extended arbiter shown in block diagram form in FIG. 4.
FIG. 7 is a state diagram of each of the bus state trackers shown in FIG. 6.
FIG. 8 is a state diagram of the bus ownership ID counter showing control performed by the bus state trackers in FIG. 6.
FIG. 9 is a state diagram of the top arbiter shown in FIG. 6.
In describing preferred embodiments of the present invention illustrated in the drawings, specific terminology is employed for the sake of clarity. However, the invention is not intended to be limited to the specific terminology so selected, and it is to be understood that each specific element includes all technical equivalents which operate in a similar manner to accomplish a similar purpose. Moreover, elements, connections, and functions that are well known to those skilled in the art are not described herein, as they are not needed to enable those skilled in the art to make and use the invention. For example, conventional operation and connection of busses to multiple processors, not being central to the invention that is claimed, need not be presented and are omitted for the sake of clarity.
This specification focuses on a particular embodiment involving expansion of the four-Pentium® Pro system discussed above, into a six-Pentium® Pro system in accordance with bus ID expansion scheme and an inventive bus arbitration expansion scheme. The preferred embodiment has two Tri-6 CPU cards. Each of these cards has an independent three- processor-ready SMP bus, complete with supporting logic that may be of a type known to those skilled in the art. These two "clusters" of processors are then plugged into a 64-bit Parity SMP bus. This design keeps the processors closely coupled, just like a parallel bus architecture, without the related heat and design problems. A separate four-way interleaved memory card is attached to the bus, supporting a sustained data bandwidth of 533 MB/s. This bandwidth is more than enough to support two full PCI busses as well as an EISA bus bridge.
To overcome the logical limitations of the Pentium® Pro chip, the inventive six-CPU system uses a unique expanded bus arbitration configuration. The best way to understand how this system work is to compare it to a typical 4-way SMP architecture. In a 4-CPU system, bus arbitration is implemented in a "round robin" fashion. That is, each processor has equal rights to the bus, and access is handled in an orderly fashion. For example, if all processors needed access to the bus, CPU 0 would gain access first, followed by CPU 1, CPU 2, CPU 3, and then back to CPU 0. If CPU 2 was executing a cycle, and both CPU 3 and CPU 1 requested use of the bus, control would first pass to CPU 3, before cycling back to CPU 1.
For purposes of this 4-way arbitration, processors are identified using a two-bit ID code. The inventive 6-CPU embodiment of the invention modifies this convention. Within each Tri-6 CPU card, individual processors are identified using the two-bit ID code. This yields four possible combinations, although only ID codes 0 through 2 are needed. A programmable logic array (PLA) designed chip on each Tri6 card preferably handles the arbitration, extending the "round robin" scheme found in a 4-CPU system. In this case, however, the fourth processor has been replaced by a "phantom" processor that represents the opposite Tri6 card.
If all 6 processors need access to the bus, CPU 0 on cluster 0 (the first Tri6 card) would gain access first, followed by CPU 1 on cluster 0 and CPU 2 on cluster 0. At this point, access would pass to cluster 1 (the second Tri6 card) represented by the "phantom" CPU. CPU 0 on cluster 1 would then gain access to the bus, followed by CPU 1 on cluster 1 and CPU 2 on cluster 1. Access would then pass back to cluster 0, and the whole process would start again.
This dynamic multiple-CPU arbitration is managed by an extended bus arbiter utilizing a dedicated cluster-ID mapper. This design results in fair and balanced access to the data bus for all six processors while utilizing the standard logical conventions of a 4-CPU design. Processors can communicate with the efficiency, symmetrical access, and scalability of a standard parallel bus while easily overcoming the many limitations of this approach.
This bus-cluster configuration with the inventive dynamic multiple CPU arbitration scheme also yields the important advantage of MP v1.1 and 1.4 spec compatibility. As a result, the inventive 6-CPU solution offers immediate compatibility with all major network operating systems and applications.
Tests indicate that the inventive 6-CPU system with a full complement of Pentium® Pro chips outperforms a similarly equipped 4-CPU system by up to 40%. The difference in cost between these two systems, however, is generally less than 20%. On a timed basis in a demanding environment, that translates into a significantly lower cost per transaction.
Even in a basic one- or two-processor configuration, the inventive six-CPU system will often prove to be the better long term investment. At this level, the 6-CPU system commands a premium of approximately 10%. But thanks to the efficient scalability of the inventive six-CPU system, network supervisors may be able to extend the usefulness of the server several months or even years beyond a four-CPU system. The added performance capacity of the inventive 6-CPU system may even reduce the need to purchase additional departmental servers.
A software standard for clustered systems is in development. Currently referred to as Microsoft Windows Wolfpack, it would provide a means of harnessing the total processor power of clustered Windows NT servers. Even once it is available, clustered systems will still have disadvantages compared to the inventive six-CPU solution. Performance in the clustered-server systems will still be limited by the Ethernet connection between the two servers. At 100 MB/s, even the fastest Ethernet connection offers less than a fifth of the bandwidth of the inventive six-CPU's 64-bit SMP bus. Further, two clustered 4-CPU systems would be significantly more expensive yet yield little or no performance gain.
A small number of server developers have announced plans for an 8-CPU Pentium® Pro chip-based servers. It is estimated that an 8-CPU system will be able to deliver up to 25% more performance than the inventive six-CPU solution. Because of the significant physical, thermal, and electrical design considerations of an eight-CPU system not designed in accordance with the principles of the present invention, however, these servers are expected to cost approximately 80% more than a six-CPU solution designed in accordance with the invention. Their extremely low return on investment makes these eight-CPU solutions an unsound financial choice.
Moreover, the electrical power demanded by an eight-CPU solution would probably exceed the power available in most standard corporate installations. The inventive six-CPU system stays comfortably within this limit.
Many of the advantages of the present invention having been presented, the invention is now described in greater detail, focusing on the six-Pentium® Pro system introduced above.
This specification focuses on a particular embodiment involving expansion of a four-Pentium® Pro system into a six-Pentium® Pro system. To expand the design of a four-Pentium® Pro system into a six-Pentium® Pro system, two major modifications are required. First, it is necessary to expand the APIC (Advanced Programmable Interrupt Controller) ID from four to six. Second, it is necessary to expand bus arbitration from four to six.
Expansion of the APIC ID is discussed first.
According to the invention, to add two more Pentium® Pro CPUs into a four-CPU system, the CPUs are partitioned into different clusters. FIG. 2 shows one approach for the partitioning.
Referring to FIG. 2, upon reset, multiplexer 202 outputs a zero logic level to signal line CA11#. The three CPUs in Cluster A sample their A11# input, finding CA11# to be at logic 0. They also sample A12#, finding it to be at logic 1. This implies they belong to the Cluster 1. After the system reset pulse, the multiplexer returns to its state of passing A11# unchanged to signal line CA11#.
Also upon reset, the other three CPUs in FIG. 2, which are in Cluster B, read their A11# and A12#. Both A11# and A12# are at logic 1, thus identifying the cluster as Cluster 0.
The overall APIC ID assignments for all the 6 CPUs in the following chart.
______________________________________Pentium ® Pro CPU APIC ID______________________________________Group A CPU 0 4 (0100)Group A CPU 1 5 (0101)Group A CPU 2 6 (0110)Group B CPU 0 0 (0000)Group B CPU 1 1 (0001)Group B CPU 2 2 (0010)______________________________________
The lower 2 bits of each APIC ID also indicate the BUS ID for each processor within the cluster to which it belongs.
Now, the bus arbitration expansion performed according to a preferred embodiment of the invention is described. But first, reference is again made to FIG. 1.
The second purpose of the signals BR0#-BR3# on each CPU shown on FIG. 1 is for bus arbitration. Each CPU uses signal BR0# as an output to request access to the system bus while it monitors the requests of the other three CPUs on the system through the three input signals BR1#, BR2#, and BR3#. The interconnection among the four CPUs allows all four CPUs to be tightly coupled, in order to resolve bus arbitration and thus determine which CPU can access the system bus at any given time. A round-robin priority scheme facilitates the equal access for each CPU in the system.
This arbitration technique dictates that each CPU, when owning the system bus, is required to monitor whether any bus request coming from the others CPUs is asserted. If no pending request is observed, then the bus owner can `park` on the bus until a new request is detected. When a new request is finally received, bus ownership is relinquished to the next processor in line based on a priority chain.
Priority chain CPU0-CPU1-CPU2-CPU3-CPU0 . . . , illustrated in FIG. 3, ensures orderly sharing of bus access. As a particular example, if CPU1 owns the bus and then both CPU0 and CPU2 simultaneously assert a request, the new bus ownership is given to CPU2 and not to CPU0 because CPU2 is next in line after CPU1. After CPU2 finishes its cycle, and if, in the meantime CPU3 asserts its own request while CPU0 still maintains its original request, CPU0 is not granted the ownership but CPU3 is the new owner instead. This `Next-In-Line` rule forces the grant to be passed to CPU3 since it comes after CPU2 even though the request from CPU0 was asserted well ahead of CPU3's request.
To expand from a known four-CPU system into the six-CPU embodiment according to the present invention, bus arbitration is expanded from 4-way arbitration into 6-way arbitration. Preferably, the `Next-In-Line` rule is maintain to guarantee equal access among the CPUs. According to this preferred embodiment, the six-CPU system is partitioned into two clusters, each cluster including three CPUs. The inventive arbitration scheme focuses on how to arbitrate among the processors in cluster A, plus arbitrating among the processors in cluster B, plus arbitrating between the two clusters.
According to the present invention, the four-element `Next-In-Line` chain described with reference to FIG. 3 is transformed into the six-element `Next-In-Line` chain pictured in FIG. 5. In this new chain there is a link between two smaller chains of three processors each, namely: CPU0A-CPU1A-CPU2A and CPU0B-CPU1B-CPU2B. This grouping allows the virtualization of each group of three processors as the fourth processor belonging to the opposite group. That is, the inventive 6-way arbitration can be seen as an extension of the 4-way arbitration scheme, with the important difference that when the bus ownership of a cluster is virtually given to processor CPU3-- on the chain (either CPU3A or CPU3B), this ownership is actually given entirely to the opposite cluster (Cluster B or Cluster A). Return of ownership to the first cluster occurs when the second cluster has virtually given the control to its CPU3-- (CPU3B or CPU3A).
The extended arbiter 400 in FIG. 4 (detailed structurally in FIG. 6 and detailed functionally in FIGS. 7, 8 and 9) implements the inventive arbitration approach. The extended arbiter 400 monitors all the bus request lines (AREQ0#-AREQ2#) from the processors in Cluster A, and generates the appropriate BREQ3# signal that serves as the bus request of a `virtualized` CPU3B for Cluster B. Symmetrically, the signal AREQ3# is the request to Cluster A when any bus request line BREQ0#-BREQ2# from Cluster B is asserted.
FIG. 6 schematically illustrates the structure of the extended arbiter. It includes bus state tracker 602 for Cluster A, Bus State Tracker 604 for Cluster B, and a top arbiter 610. These elements may be implemented using any suitable programmable logic array (PLA), such as an ALTERA 7064 LC 44, as recognized by those skilled in the art. Although operating on different input signals, bus state trackers 602 and 604 are identical in function, tracking current bus ownership on the cluster and outputting the current owner's ID.
FIG. 7 shows the bus state tracker state machine, whose primary function is to monitor the different states of the bus. Such states include Bus Idle, Bus Ownership Changeover, and Bus Parking. When ownership is changed, a signal called UPDATED is asserted to allow the BUS ID Counter logic to reflect the ID of the new owner.
Also concerning the bus state tracker, the state diagram in FIG. 8 shows a sequence to modify a two-bit ID counter (based on current owner) onto a new owner. This implements the four-element `Next-In-Line` arbitration described with reference to FIG. 3.
Referring again to FIG. 6, the 2-bit IDs from the two bus state trackers are fed into the Top Arbiter, along with the signals-- REQ012# (that is, AREQ012# or BREQ012#) that are the result of the logical OR of all three bus requests on each cluster. The Top Arbiter synthesizes the two signals AREQ3# and BREQ3# and sends them back to their respective clusters.
The top arbiter has a state machine that keeps track of which cluster has control over the system bus. FIG. 9 shows the state diagram of the bus monitoring performed by the top arbiter. When AREQ012# or BREQ012# is asserted, the state machine activates the corresponding-- REQ3# line (AREQ3# or BREQ3#) and waits until one cluster gives access to its CPU3 (indicated by the two ID bits being set to 11). The top arbiter then switches bus ownership from that cluster to the opposite cluster. States TOPS5 and TOPS3 are where the switchover occurs.
The operation of the Bus State Tracker State Machine is now described in more detail, with special reference to FIGS. 6, 7, and 8.
As introduced above, the purposes of this state machine are to track which CPU owns the bus, and to provide an appropriate signal UPDATED to the BUS OWNERSHIP ID COUNTER logic to update the Bus Owner ID when a changeover occurs. Two signals, COMBREQ and BUSACTIVE, are generated and sampled throughout this state machine. COMBREQ and BUSACTIVE are defined logically as follows: ##EQU1##
COMBREQ is the logical OR of all four bus request lines going into this logic. When one of the bus request line is active, COMBREQ will be set active.
BUSACTIVE is active when the bus request of the actual bus owner is active. BUSACTIVE is sampled to determine whether the actual owner is still asserting its request line.
Ownership tracking is performed using five states, as shown in FIG. 7.
State S0 is the initial state upon system reset. The default value for the bus owner ID is defined as 3 upon system reset. In state S0, the state machine is in an idle condition. The system can be idle, either coming out from a reset state or when no CPU is requesting the system bus. The bus owner ID in state S0 can be 3 if the system was being reset or remains the same since the last time the bus is accessed. State S0 will then wait until the signal COMBREQ is asserted, indicating that at least one CPU is requesting access to the system bus. The state machine then transitions to state S1. The new bus owner ID is updated since there is a bus ownership changeover.
In state S1, the system bus has already been granted to the new owner. Three scenarios can occur next.
S1a) The new owner completes its accesses and no other request is pending. In this event, it deasserts its own requests line. This forces the signal COMBREQ inactive. S1 will then transition back to S0. No bus ownership will change because there is no request from the other CPUs.
S1b) The new owner still asserts its own request through the sampling of the combined signal COMBREQ & BUSACTIVE. In this event, the actual owner is trying to perform `Bus Parking` in which it hangs to the bus and asserts all its bus accesses as long as it does not detect any request from the other CPUs on the bus. State S1 then transitions to state S3 for further processing. No ownership has changed there.
S1c) The ownership has been given to the new owner, but it declines to perform an access (bus access abortion) while another CPU needs the bus. This can be sampled through the logical AND of COMBREQ and (NOT BUSACTIVE), indicating that there is at least one requesting CPU while the request of the actual owner is not active (negation of BUSACTIVE). In this situation, the state will transition to state S2.
State S3 is somewhat similar to state S1. Three scenarios are possible.
S3a) If there is no bus request active, then control of the state machine falls back to state S0. No new ownership is granted in this case.
S3b) If the owner still wants to `park` on the bus, it has to assert its own request line and monitor the logic state of the other CPUs' request lines. Both COMBREQ and BUSACTIVE are true, forcing the state machine to stay in state S3.
S3c) If another CPU wants the bus, it will activate its own request signal. The owner CPU detects the request and is forced to give up the system bus. It acknowledges relinquishment of the bus by deasserting its own request line, thus deactivating BUSACTIVE and forcing the state machine to go to state S2. The owner ID is updated at that time.
State S2 is entered either from a Bus Access Abortion in state S1, or from a bus ownership change in state S3. Only COMBREQ is sampled to determine whether a bus request is pending If COMBREQ is true, the state machine will transition back to state S1 and repeat the bus monitoring process. If COMBREQ is false, no CPU wants the bus, and the bus becomes idle. Control of the state machine transitions to state S6 which in turn transitions back to the original state S0.
Referring to FIG. 8, the bus ownership ID counter state diagram is described.
This state diagram changes from one state to another when the UPDATED signal, derived from the bus state tracker machine, is asserted. Each state represents the ID of the CPU that owns the system bus. The update process is very simple. For a given state (owner ID), transfer to a new owner is based on the following formula.
The new owner ID is obtained by taking the active bus request of the CPU that has the ID number closest to the ID of the actual owner based on the sequence:
0-1-2-3-0-1-2-3-0-1 -2-3-0-1-2-3- . . .
For example, if CPU2 owns the bus and both CPU0 and CPU1 want the bus, then the new ownership will be granted to CPU0 and not CPU1 because CPU0 is the next in line after CPU2 in the above sequence. CPU3 is really the next in line but since it does have any request, it is bypassed.
Next, a more detailed description of the top arbiter is provided, with reference to FIG. 9.
The primary function of the top arbiter is to determine which cluster has control over the system bus. It uses two bus state tracker machines (FIG. 6 elements 602, 604), one for each cluster, to determine which CPU controls the bus within each cluster. The top arbiter then arbitrates between the two clusters A and B.
The bus state tracker 602 on side A produces two ID bits, AID0 and AID1 (collectively, "IDA"), to designate the ID number of the CPU owner on Cluster A. Bus state tracker 602 also generates signal AREQ012 as the logical OR of all the requests from the three CPUs on the Cluster A. Whenever a CPU on the A side wants the system bus, AREQ012 is asserted.
Identically, bus state tracker 604 on the B side has the similar signals: BID0, BID1 (collectively, "IDB"), and BREQ012.
Referring again to FIG. 9, the BREQ3 and AREQ3 signals are defined as follows: ##EQU2## FIG. 9 shows a state machine for the tope arbiter that arbitrates between the two clusters of CPUs. As shown in FIG. 9, the top arbiter performs the following steps:
a) Upon reset, the top arbiter assumes arbitrarily that the Cluster A has control over the system bus, so that the top arbiter is set to state TOPS0. Subsequently, the top arbiter transitions to state TOPS4.
b) The top arbiter then continuously monitors the condition of BREQ012, whose active state indicates that at least one CPU in Cluster B is requesting the bus. A "virtual" request signal AREQ3 is generated to indicate to all CPUs in Cluster A that its `phantom` CPU3 is requesting the bus, and the state transitions to TOPS5. The top arbiter then waits until ownership is granted to this `phantom` CPU3.
c) When both AID0 and AID1 are true, `phantom` CPU3 gains ownership of the system bus and the state transitions to TOPS7. This transition to state TOPS7 signifies a change in bus ownership. In state TOPS7, the top arbiter effectively transfers control of the bus to Cluster B, and prevents further access of the Cluster A CPUs. The state then automatically transitions to TOPS2.
d) At state TOPS2, Cluster B has ownership: all Cluster B CPUs are sequentially allowed to access the bus. In the meantime, the top arbiter monitors the logic state of the signal AREQ012 which is the logical OR of all the bus requests from the Cluster A. If AREQ012 is not activated, then no CPU in Cluster A wants the bus yet and the state remains at TOPS2. When asserted, AREQ012 causes the signal BREQ3 to be generated for Cluster B and the state transitions to TOPS3. The same process as in Cluster A is repeated: ownership of Cluster B's CPU3 is awaited which is noted when both BID0 and BID1 are true, at which time the state transitions to TOPS1 and bus ownership is transferred back to cluster A.
Modifications and variations of the above-described embodiments of the present invention are possible appreciated by those skilled in the art in light of the above teachings. For example, this specification has focused on a particular embodiment involving expansion of a four-Pentium® Pro system into a six-Pentium® Pro system. However, other processors, and other amounts of expansion, lie within the contemplation of the present invention. It is therefore to be understood that, within the scope of the appended claims and their equivalents, the invention may be practiced otherwise than as specifically described.
Patent Citations
Non-Patent Citations
Referenced by
Legal Events
Original Image


text:
Do we realize that only God can create a movement through His divine and sovereign work? read more
How We Went from Theological to Therapeutic Preaching
What went wrong? read more
What went wrong? read more
Do we realize that only God can create a movement through His divine and sovereign work? read more
Pastor Scott Attebery says we first need to know the true nature of revival and when it happens before scheduling services and expecting it to happen during them. read more
Is there something that has led you to scratch your head and say, "What happened to our growth?" Is it one of these? read more
We're all on the same kingdom team, but do you find yourself looking at bigger ministries and becoming discouraged? read more
Today's American church is a sleeping giant. Here's why you shouldn't be afraid to let wildfire spread in your congregation, and here's how to make it happen. read more
I encourage pastors and ministerial leaders to attend the Future Conference next month in San Diego. It's not your typical pastors conference, and will be well worth your time and investment. read more
Are we looking only at the "headlines" in our ministry, or are we getting down to the root of the issues in our congregations? read more
Jesus showed prudence when selecting His disciples. Shouldn't you follow these guidelines as well? read more
Are you willing to make the sacrifices that these characteristics suggest? read more
With the Supreme Court's ruling on same-sex marriage, churches should take action quickly on ...
For Christian leadership insights and inspiration follow Dr. Steve Greene's Blog, Greenelines.
It's not a new struggle. As long as the church has been in existence, people have fought over ...
It's time for a front-door checkup.
The internationally known author and evangelist has challenged pastors to stand up for God's ...
What went wrong?
Do these things and you will be sure to get good response to your sermons.
Pastors aren't immune to fear. These things frequently bother people in the ministry.
What toxic church cultures have you come across?
Be quick to connect vision with action.
For Christian leadership insights and inspiration follow Dr. Steve Greene's Blog, Greenelines.
Lack of discipleship is a problem in many churches, but don't go these routes in trying to ...
Many Christians don't understand exactly what it is. This should help.
Avoid hurting those you lead by moving forward with unwavering purpose.
I am convinced that tomorrow's outpouring is wrapped up in today's answered prayer.
Do alternatives exist?
What's keeping you from worshiping today? Two missionaries in a Philippian jail cell (Paul ...
If you think you're done with church for any of these reasons, here's a challenge to prompt ...
Do we realize that only God can create a movement through His divine and sovereign work?
As pastors and leaders, don't you think we must set an example with our time management as a ...
Personal freedom is sacrificed for the good of the whole.
Mary Parker Follett Part 2

subset: commoncrawl


text:
Corporate Office:
456 E. Ave. K-4, Suite 8
Lancaster, CA 93535
Local: 661.945.5634
Fax: 661.723.7757
Toll-free phone: 877.247.9288
Toll-free fax: 877.247.9188
Mounted on an experimental aircraft known as the Proteus, the Air Force's Dismount Detection Radar pod underwent its first test flight above Mojave, Calif., recently.
Missing for more than 44 years, the remains of Capt. Douglas D. Ferguson, who was killed when his F-4D Phantom aircraft was shot down over Laos in 1969, returned home May 1 to Lakewood, Wash.
The Maverick Missile team at NAWCWD China Lake, Calif., teamed with Naval Air Systems Command to create two new processes to preserve the Maverick Air-to-Ground Missile 65-E and save money by keeping it operational in the fleet.
Lockheed Martin has completed the propulsion module for the fourth Space-Based Infrared System (SBIRS) Geosynchronous Earth Orbit (GEO-4) space vehicle and is now proceeding with satellite assembly, integration and test.
Using data from NASA's Chandra X-ray Observatory and infrared telescopes, astronomers have made an important advance in the understanding of how clusters of stars come into being. The data show early notions of how star clusters are formed cannot be correct. The simplest idea is stars form into clusters when a giant cloud of gas…
Twenty-three nations, 47 ships, six submarines, more than 200 aircraft and 25,000 personnel will participate in the biennial Rim of the Pacific exercise scheduled June 26 to Aug. 1, in and around the Hawaiian Islands. The world's largest international maritime exercise, RIMPAC provides a unique training opportunity that helps participants foster and sustain the cooperative…
One of the nation's most respected aerospace pioneers has passed away. Distinguished research pilot and aeronautical engineer William Harvey Dana died on May 6, 2014 after a lengthy illness.
Lockheed Martin photograph In tests off the California coast, the Lockheed Martin ADAM laser system burns through the hull of a military-grade boat. https://www.youtube.com/watch?v=xh7QcHlI6Eo&list=UUJWcF0ex7_doPdIQGbVpDsQ In tests off the California coast, a Lockheed Martin prototype laser system successfully disabled two boats at a range of approximately 1.6 kilometers (approximately 1 mile). These were the first tests…
Marine Corps photograph U.S. Marine Corps Lance Cpl. Kirk N. Humes, a maintainer with Marine Unmanned Aerial Vehicle Squadron (VMU) 2, catches a RQ-21A Blackjack at Atlantic Field, N.C., April 1. VMU-2 conducted an early capability flight to train Marines with the new system before deploying in late April. The Department of the Navyís new,…
Ball Aerospace & Technologies Corp. has been awarded a $23.9 million dollar firm-fixed-price contract for the Stalker long-range electro-optical infrared laser sensor system under a contract to the NATO Seasparrow Project Office. The contract includes $10 million in options for additional work. The contract effort includes Stalker transition to production of the current Stalker developmental…


text:
Queen Mary 2 (QM2) Cruise Review by BurkeHAL: Truly Classic Ship
Member Rating
Compare Prices on Queen Mary 2 (QM2) Canada & New England Cruises
Truly Classic Ship
We boarded in Brooklyn Terminal which was far superior in many ways from Ft. Lauderdale---very spacious & more organized. We loved the AA category because of the 12th deck & seeming exclusivity of only 50 cabins. The dining area in Club Britannia was intimate & quiet. Service was superior to HAL & RCI.
We went dancing in the Queens Room ballroom every night---the 9 piece band was fantastic. All the clubs had excellent musicians!! Enjoyed the jazz trio in the Chart Room & the pianist finishing the evening in the Commodore Club Lounge.
My husband enjoyed smoking cigars in Churchill's. He even enjoyed dressing in his CK tux on the 2 formal nights. We loved all the different areas that you can sit & read. The library is wonderful& charming. The ship is HUGE but very warm with its decor of muted colors. It's very classy & rich, but you feel comfortable & relaxed. The staff is friendly, efficient & welcoming.
Food was More outstanding at all the meals & the waitstaff was superb. Had an excellent table (160), which was in by a wall/alcove that overlooked the rest of the dining area & out toward the ocean.
The QM2 was so great that we just booked a 24-day Transatlantic/Northern Europe on her May 2011. Less
Published 10/28/10
Read more Queen Mary 2 (QM2) cruise reviews >>
Read Cruise Critic's Queen Mary 2 (QM2) Review >>
Compare Prices on Queen Mary 2 (QM2) Canada & New England Cruises
Cabin review: AA12028
Water pools on balcony, good decor, adequate storage space.
Port and Shore Excursions
Compare Prices on Queen Mary 2 (QM2) Canada & New England Cruises
Spa tastic!
Ugh! Just Ugh!
Ship was not ready to cruise!
QM2: EB Transatlantic: Much Be...
A Lovely, Relaxing Way to Come...
Wedding on Queen Mary 2; go fo...
QM2: EB Transatlantic: Much Be...
Our Favourite Ship
A Lovely, Relaxing Way to Come...
Sponsored Links


text:
Latest TRAPCA News
Request for Proposals for Provision of Consultancy Services to Conduct trapca Tracer Study and Impact Assessment of Training Programmes.
The overall objective of the study is to trace trapca graduates and assess effectiveness, relevance and impact of trapca programmes in achieving the objectives and outcomes for the courses.
For more information download the terms of reference.
ESAMI Launches Its Trade Facilitation Training Facility And Signs MoU To Work Together With UNCTAD
On 19 February, 2015 ESAMI launched its Trade Facilitation Training Facility (TFTF) as part of trapca, at a colourful ceremony that was graced with the presence of several dignitaries that included Dr Mukhisa Kituyi, the Secretary General of the United Nations Conference on Trade and Development (UNCTAD); His Excellency Erastus Mwencha, Deputy Chairperson African Union Commission(AUC); His Excellency Daniel Blockert, the Swedish Ambassador to WTO and several Ambassadors based in Tanzania.Read more...
Academic Calendar 2015 Rwanda
In order to ensure effective and efficient management of Rwanda's East African Community (EAC) integration process, the Ministry of East African Community (MINEAC) in Rwanda with support of the Trademark East Africa (TMEA), has established this training project to build capacity for fostering regional integration among key stakeholders in Rwanda. The courses to be offered masters, intermediate, foundation and executive are open for application. Eligibility is only to citizens of Rwanda. Apply hereRead more...


text:
Deviant Art
In Harms Way: Chapter 1The light shone through when Troy opened the back of the truck nudging Clementine and Sarah back in with us. I yawned and laid my head back against the hard wall. This was so shitty. I groaned as Troy slammed the shutters back down again. The noise was hurting my head, I already had a bad headache. The truck started back up again and it was a really bumpy ride. We were all really silent, I guess we didn't know what today, until Kenny broke the silence.More Like This
"Alright come on, we gotta do something, anyone got anything sharp? Anyone?" He asked.
No answer.
"Clem, Leah help me get these off, look for anything sharp!"
"And what good is that gonna do?" Rebecca glared at Kenny.
"What the fuck is wrong with you people? We gotta get out of here!"
"Kenny you have to keep a level head." Carlos warned him.
Whilst the group continued on to argue about how Carver was some sort of... psychopath I took a look around the small space, looking for something that could help. My eyes then caught a broken piece
|Sta.sh Submit


text:
Protea Hotel Ryalls
No prices found through our partners. Please contact the business directly or check some of our recommended alternatives.
How has this hotel rated in the past?
- Suites
- Spa
- Shuttle bus service
- Meeting rooms/conference facilities
- Conference facilities
- Room service
TripAdvisor Reviews Protea Hotel Ryalls Blantyre
Travel Blogs from Blantyre
South to Huntingdon Lodge
... a few miles away which is not as nice but it is charming, complete with a beautiful view of the lake and dozens of monkeys. They come down from the hills every afternoon and hang out. Some of them were in a small playground but weren't really good at making things work. One of the staff said there were baboons that turn up at sunrise but I got up to see them and they were a noshow. Maybe it was because I was afraid to venture too far from the veranda with a group ...
Temporary Malawian Resident
Its official! I am now a temporary resident of Malawi, a status that is good until late May of 2015. My immigration boo stamped my passport on my last usable page in my passport (in fact I think that page may not countL) must get a new passport soon. On the bright side, I now qualify for certain discounts at tourist places like game parks. I ...
Afternoon tea with hospital matrons
... cake and encourages
us to eat, as with most African countries people like to see their guests
eating otherwise they are offended. While I had 2 cups of tea, a cheese
sandwich, banana cake (similar to fritters in Jamaica or an unsweetened banana
bread that was fried in the US), ground nuts and a piece of cake I was
encouraged to eat moreJ. An hour goes by, the matrons are called to duty,
and teatime quickly ends. I admire the ...
Research or Tourism?
... everything I need for my dissertation. Right now it looks like I'll be here until the end of February but I won't really know until I begin and complete my first site. In the meantime, I'm thinking about doing some sightseeing, the problem is Malawi is so poor that everything is ridiculously overpriced L. $6,000 US for a week long trip around ...
Malawian Entertainment
... in here right now, she wouldn't say anything because she can't. Moses interjects, you see Sean has a visa for the night – he got permission to be out. We chat hang out and eat all treats of our table guests. The drunk man who approached me earlier joins our table, the men are his friends they play football together. We ask where is his wife, and he too denies, my housemate says I know you are married, I treated your wife at the hospital. He ...


text:
Select Local Merchants
TR Framing AlexandriaRead MoreWith more than 20 years of experience and a stock of more than 2,000 mouldings to choose from, the framing experts at TR Framing customize artwork for homes, sports jerseys, and 3-D memorabilia. They help guests select the perfect moulding to ensconce the art and cut a mat to add a buffer between the glass and the work. They also enjoy creating displays with box framing for various objects.820 N Fairfax St.Alexandria, VA US
K.H. Art & FramingRead MoreThe artisans behind K.H. Art & Framing understand that the best kind of preservation combines traditional techniques with modern technology. Each day, they draw on more than 20 years of experience as they craft museum-quality frames with 200 moulding options and conservation-grade glass and matting. Inside their photo lab, staffers look to the future, printing passport photos and canvas prints or digitally restoring images before storing them safely on CDs. While framers and technicians preserve memories, curators stay busy filling the studio's gallery with artwork—such as oil paintings, lithographs, and silk-screens—from both local and international artists. They also sell posters that can turn a house into a home or a bathroom stall into a personal workspace.4745 Lee HighwayArlington, VA US
The Framing Studio and Art Plus FrameRead MoreThe Framing Studio and Art Plus Frame carries an assortment of custom framing options, including wood, aluminum, and other materials. Using only acid-free materials, the shop's staff can lend elegance to prints with conservation framing, linen mats, and custom brass and aluminum plaques. For lonely frames with nothing to hold, the studio also stocks prints from several fine-art distributors, including Charles Bibbs, Washington Green, and Rod Chase. The shop's photo-restoration services rejuvenate even the most faded screenshots of Lewis and Clark's live blogging. Many services can be completed in as little as one hour.4455 Connecticut Ave. NWWashington, DC US
The Frame ShopRead MoreThe staffers at The Frame Shop, KH Art Lorton, and Art & Framing Studio of Kingstowne stock top-quality Larson-Juhl moldings in a spectrum of thicknesses, materials, and colors. To fit mats to these frames, the staffers cut them with precise tools such as Wizard International machines and dangerously sharp yardsticks. Their techniques include cutting v-grooves into mats and matching eye-catching glass with eco-friendly framing materials.300 D Street SouthwestWashington, DC US
L'eclat De VerreRead MoreL'Eclat de Verre's skilled technicians specialize in putting the finishing touches on precious works of art. Each image-wrangler has completed four years of framing school, mastering 18th century, contemporary, and rare fourth-dimensional techniques. Since no two pieces of art are alike, the method of construction will vary depending on what is being framed. All framing methods are conservation quality and use acid-free materials to ensure long-lasting displayability. For those looking to add a finishing flair to their pieces, more than 800 varieties of textured and handmade papers from all over the world are available as matting choices. As with wholesale pizza parlors, prices vary from piece to piece, with 8"x10" objects ranging from $85?$210 on average, 16"x20" objects ranging from $170?$380 on average, and 24"x36" objects ranging from $310?$625 on average.7015 Wisconsin AveChevy Chase, MD US
Preservation & Framing ServicesRead MoreThe family behind Preservation & Framing Services has been defending art from deterioration since 1982. They work with more than than 4,500 different moldings and UV-resistant glass. In addition to framing, they also conserve and restore oil paintings and sculptures when pigments fade and time covers them with sad clown paintings.4901 Wisconsin Avenue NWWashington, DC US


text:
My Blood Pressure
318 reviews
By installing you agree to the Terms of Use and other terms
PublisherCode Forge LLC
More from Code Forge LLC
Download size1 MB
Last updated4/17/2014
Works with
- Windows Phone 8.1
- Windows Phone 8
- Windows Phone 7.5
App requires
- owner identity
- photo, music, and video libraries
- data services
- phone dialer
- push notification service
- web browser component
- camera
- WVGA (480x800)
- phone identity
- photos library
- HD720P (720x1280)
- WXGA (768x1280)
Supported languages (11)
čeština Deutsch English français Bahasa Indonesia italiano 日本語 português (Brasil) português (Portugal) русский English (United States)
Allows you to track your blood pressure readings on your phone and easily show / share the information with your doctor(s). You can keep track of all three key data elements (Systolic, Diastolic, Pulse, Weight, BMI, Glucose, Orthostatic position and Notes) as well as the date and time the reading(s) were taken. It will also show you your average reading, high reading and low reading on the main page. You can even email the data to a doctor for review. Application now supports LiveTiles, it will show your average reading data as well as an alarm notice if your last reading was more than 24 hours ago. LiveTiles only work when the application is pinned to the home screen. The app is used to share the data with your doctor(s) and keep track of your day to day blood pressure. You can download a free PC app that can be linked with the phone. So you can view, edit and delete data from the phone or your PC. The PC app can be downloaded at http://codeforge.biz/publish.htm - Version 7.8 - Fixed a display problem in german. - Made the app load faster for people with hundreads of readings. - Version 7.9 - Added a setting to track blood pressure based on the right or left arm. - Added a chart to show blood pressure split by arm. - Changed some wording for German. - Version 8.0 - Added height option to the create account screen. - Added arm value to email options - Moved the support button to the main screen. - Moved the about button to the options screen. - Rearanged the options screen. - Version 8.1 - Changed some wording for Czech language - Version 8.2 - Made the fonts on the add reading screen bigger. - 9.0 Fixed a bug where live tiles may not update. Added glucose to the main page and history list.
6/19/2015my blood prasur
5/21/2015Blood pressure measuring
5/6/2015Like this app. Can keep track important stats.
4/26/2015App description does not indicate for US only. It should indicate this in drscription. Does not use international units (mmol/L) for glucose yet it is available for purchase in Canada store. Has a metric option...what for?. Misleading. I wasted $1.34
4/15/2015Great app. I love it, it take's care of rec all my readings and I love how I can either Email or print my readings. Best App ever, it's worth the download. I've been using this App since WP7 well worth it, Don't pass on this. if you have high BP like me look no further hit that install button now don't wait😃
3/17/2015Blood pressure


text:
Post Racial America?
For the better part of his time in the national spotlight, the current White House occupant, with a major assist from obedient "progressive" Party Pravda puppies so eager for approval from their anointed one they have adopted criminally negligent journalistic practices, has meticulously hidden his racist self.
Obama's appointee for Attorney General Eric Holder, the man who said when it comes to race America is a nation of cowards, stopped a very clear cut case of voter intimidation by the New Black Panther Party dead in its tracks.
The Department Of Justice did not prosecute the New Black Panthers for voter's rights violations, but they did sue the State of Arizona for enforcing border security.: They have sued states to stop enforcement of voter ID laws.
The hypocrisy is palpable.
Welcome to Barack Obama's post racial America.
Republican Civil Rights Leader Martin Luther King must be rolling in his grave.
Where applicable, thank God he gave you enough grace, intelligence and common sense to remain open to hearing both sides, uncover the truth and see through the fraud that is Barrack Hussein Obama.: You were able to use your God given cognitive abilities to evaluate and judge him not by the color of his skin, but by the content of his character.
You can proudly say that you never voted for him.
For those who were fooled by Obama into voting for him in 2008, forget it.: You cannot undo that vote.
But you can avoid making that unfortunate mistake twice.
Also see...
Facebook62.5kTwitter76Email1 Considering how often we see horrific stories of animals being abused and murdered by sadistic monsters, it's a nice break to see the often unnoticed acts of kindness towards...Read More
Michael Fell
Related Articles
Kagan's Contempt for the First Amendment
FacebookTwitterEmail The duty of a Supreme Court Justice is to uphold our Constitutional liberties — unless that Justice is appointed
Q&A Friday #108: What Will The Outcome Of The Operation Fast and Furious Scandal Be?
FacebookTwitterEmail Question: What do you expect the outcome of the Congressional investigation into Operation Fast and Furious to be? Will
Our Civil War game has been removed by Apple, but we won't distort history to make them happy
FacebookTwitterEmail The anti-Confederacy furor is getting to ridiculous levels, with retailers like Amazon and Apple banning the sale of anything


text:
Please read the following information carefully before purchasing from this site.
Free Delivery and free return label explained in brief.
We do not charge delivery postage on full priced items. There is only an extra charge should you purchase a different level of service or a product that has a fixed price postal charge attached (usually these products have low value)
We supply a returns label which allows the return of items at no cost to the customer where there is a sale. Please see refunds policy.
There are several ways to shop at The Wedding Boutique; you can place your order here on the website 24 hours a day, wherever you are in the world, for convenient delivery direct to your door. You can telephone us with your order if you prefer to speak to someone, and we can answer any queries you may have at this time. You can also visit us at our Boutique where you are assured of a warm and friendly welcome.
Placing your order on the website is the most accurate way to order as you can check your details thoroughly before submitting the order. You can feel safe in the knowledge that your details are kept private and secure and that no payment details are stored by us or on the website.
If you are telephoning your order through, we will always follow this up by an email summarising your order - please check all details carefully as errors can be made due to bad telephone connections etc. We assume no responsibility for errors made if we have not been informed of these before the order has been processed.
Shipping Charges
Payment Methods
All major credit and debit cards are accepted - payments can be made via our secure gateway Cardsave or via Paypal. Payment is taken at the time of ordering by both of these payment providers. If you do not wish payment to be taken at the time of placing your order, please contact us by telephone with payment details.
Please note that when placing your order on the website you must ensure that you enter the billing address to where the card is registered. If you don't want your order to be delivered to the billing address you can specify a separate delivery address during checkout.
Payment by cheque/postal order is acceptable but please allow upto 10 days for clearance of cheques. All cheques should be made payable to 'Greenaway Enterprises Ltd' and drawn on UK banks only.
Payment is accepted in British Pounds Sterling only.
Delivery Schedule
Our delivery times can vary across our many ranges. However, we aim to dispatch the majority of orders within 1-10 working days, in accordance with your selected dispatch service (see delivery information). Some products will state if there is a longer delivery timescale, for example items which are imported from overseas may take 2-3 weeks to arrive in stock or items which are made to order such as tiaras and jewellery, which may take upto 4 weeks. Do contact us prior to placing an order if you are in any doubt about delivery times.
If your order is required urgently, please contact us prior to placing an order if you would like to check availability.
Dyed orders can take upto 20 working days to be fulfilled (possibly longer at busy times). If the order is required urgently, a priority dyeing service can be offered. Again, please contact us if you would like to discuss the options, or see the relevant dyeing service section on the website.
Returns Policy
Should you, for any reason, not be completely happy with your purchase, you may return it to us within 14 days of the date you received it, for an exchange or refund, provided the points below have been followed (see exceptions to this below)...
See below for details of how our FREE UK RETURNS service works*.
All goods for return should be sent to:
The Wedding Boutique
22 The Square
United Kingdom
Always enclose a copy of your invoice or the relevant returns form with your returned goods, indicating whether for exchange or refund. Returns received without this information cannot be processed.
*Free return of goods within the UK - we will supply a FREE Royal Mail postage label for your ease and convenience on eligible orders**ie :- an order resulting in a sale !
Where there has been no sale (full fefund) we will deduct the cost of the postage label at £5.99.
Please attach it to your package and take to your Post Office. We can track the parcel once it has been received at the Post Office. The Post Office will issue you with a receipt which we advise you retain until confirmation of us receiving the goods.
Only one label is supplied per order and all returned items must be packaged as one parcel. Labels must not be copied and used on separate parcels, if this is found to be the case return postage costs will be deducted from refund on any non-genuine returned label.
Note: Please see our refunds policy regarding free returns label.
We expect you to receive your order in perfect condition, however, should the item be damaged or faulty in any way please contact us within 24 hours of receipt. We will endeavour to arrange for an immediate replacement where possible or refund.
Exchanges can be made on full priced UK orders only (sale items refund only). If you have ordered sale goods or if you are outside the UK and wish to return goods for an alternative item, this should be done by placing a new order on the website.
First exchange is sent out free of charge on our standard delivery service (unless exchange is requested outside our 14 day return policy at which point we will request postage costs). Should this item also subsequently be returned, we will deduct the postage and packaging costs incurred from any refund. Further exchanges will incur a postage charge at the standard rate.
Where the Customer has chosen to upgrade postage to a higher level. This amount is not refundable.
Refunds will be given by the same method as the original payment, within 14 days of receiving the goods back. The Refund value is the sum of the goods purchased less £5.99 if the returns label has been used (only charged if the whole order is to be refunded).
Return postage by other methods organised by the customer are not refundable.
Delivery Method
Shipping And Handling
All goods are sent by Royal Mail unless otherwise stated.
UK orders : the majority of parcels are sent using 48 hour tracked delivery.
Also see "Delivery Information" (opens in a new window)
Overseas orders : the majority of parcels are sent by "Airmail Small Packets"; this is a trackable service and usually arrives within 5-10 working days.
In the event that you are out when delivery of your parcel is attempted, a card will be left explaining how to arrange re-delivery/collection of your parcel. Should your item not be collected within ONE week (for Recorded Delivery) or THREE weeks (for non-signed for) of that date, Royal Mail will return it to us. In these circumstances you will be required to pay for the re-delivery of the parcel. Refunds will not be issued on uncollected parcels.
We do not accept responsibility for items lost in transit due to incorrect address details supplied by the customer.
Privacy Policy
The Wedding Boutique do not disclose buyers information to third parties. Cookies are used on this shopping site.


text:
Steals & Deals
On Sale!
We regularly update this page with great deals on espresso machines, coffee makers, grinders, accessories, coffee and more.
Hario Coffee Dripper V60 - Red Glass - Medium - 02An excellent and delightfully fresh cup of single-serve coffee starts with the Hario Coffee Dripper V60. Crafted in sleek red glass, Hario intended this pour over for brewing one cup of coffee or, depending on the size you select, several cups at a time to share with friends. Learn More$20.00
Hario Drip PotThe Hario Drip Pot has dramatically altered the single-serving drip coffee process, eliminating the mess and stress of balancing your dripper over your cup. Learn More$40.00
Hario Coffee Dripper V60 - Red CeramicAn excellent and delightfully fresh cup of single-serve coffee starts with the Hario Coffee Dripper V60. Crafted in sleek red ceramic, Hario intended this pour over for brewing one cup of coffee or, depending on the size you select, several cups at a time to share with friends. Learn More$24.00
Saeco Syntia SS Compact Espresso MachineThe Saeco Syntia Compact Espresso Machine offers the ease of one-touch espresso shots with the fun of foaming your own milk. Get frothy with an easy to master panarello wand. Cutting-edge functions include a three-color display with simple icons for brewing and maintenance, Saeco's Aroma System that pre-wets your coffee grinds, a quiet ceramic grinder and a Rapid Steam System, just to name a few. With the Saeco Syntia, your favorite drink preferences are easily stored and ready to brew again and again. Learn More
Regular Price: $1,199.00
DeLonghi Magnifica ECAM 23210B Espresso MachineThe DeLonghi Magnifica ECAM 23210B is one of the most compact superautomatics we have ever seen, but don't let its small size fool you. The Magnifica ECAM 23210B contains many of the features found on much larger and more expensive machines, such as an intuitive interface, removable water tank, automatic three hour shut off and energy saving mode, a professional quality burr grinder and a cup warmer. Learn More$999.00
Cafelat Pillar TamperOne of Cafelat's original designs, this popular and coveted Pillar Tamper is as funky as it is functional. The black rubber handle features vertical ridges for improved grip and the high-grade stainless-steel base has a brushed satin finish. Learn More$52.00
Cafelat Royal TamperRoyal, indeed. The beautifully balanced, shapely Cafelat Royal Tamper is tailored to fit your grasp, so espresso tamping is smooth and simple. The best part? You have options: The Royal Tamper is available in black rubber, red rubber or natural wood handle accents, which are all complemented by a high-grade stainless-steel base with a brushed satin finish. Learn More$54.00
Cafelat Drop TamperThe Cafelat Drop Tamper features an elegant drop design, a shape that contributes to an excellent tamping technique for equally excellent espresso. The Drop Tamper is available with a natural wood handle and a brushed, satin stainless-steel base that measures 58mm in diameter. Learn More$54.00
Bialetti Moka Express Stovetop Espresso Coffee MakerThe Bialetti Moka Express Stovetop Espresso Maker produces rich, authentic espresso in just minutes. The Moka Express features an aluminum pot crafted using Bialetti's distinctive eight-sided shape, which allows it to diffuse heat and enhance the aroma of your coffee. Learn More$34.99
Cafelat Frothing PitcherCafelat's signature milk frothing pitchers are made of brushed satin stainless steel with extra thick walls that give it a heavy, purposeful feel. Learn More$21.60


text:
Town Square
Explosion Tuesday night?
Original post made by lil'd, Blossom Valley, on Dec 31, 2008
Happy New Year!
Don't miss out on the discussion!
Sign up to be notified of new comments on this topic.
Calave wine bar opens in Palo Alto
By Elena Kadvany | 11 comments | 2,529 views
OK I Changed The Title
By Laura Stec | 11 comments | 840 views
What Modern Science Has to Say About Age Old Wisdom
By Caroline Fleck | 0 comments | 531 views


text:
Book your room at Krone
Standard Double RoomMax Occupancy: 2 guests (up to 1 child, 1 infant)
Superior Double RoomMax Occupancy: 2 guests (up to 1 child, 1 infant)
Superior Triple RoomMax Occupancy: 3 guests (up to 2 children, 2 infants)
Standard Single RoomMax Occupancy: 1 guest
Get an overview of this hotelWinter getaway with a restaurant
Located near the slopes, this Livigno hotel is in the mountains, within a 10-minute walk of Mottolino Gondola and Livigno - Tagliede Gondola, and close to winter sports such as skiing lessons. Cassana Ski Lift and San Rocco Ski Lift are also within 1 mi (2 km).
Hotel Features
After a day on the slopes, return to dine at the restaurant and drink at the bar/lounge. Additional amenities at Krone include ski storage and a rooftop terrace.
Room Amenities
All 13 rooms offer free WiFi, balconies, and LCD TVs with satellite channels. Other amenities available to guests include rainfall showerheads, hair dryers, and safes.Information missing or incorrect? Tell us!
Hotel Amenities
Hotel Amenities
The hotel offers a restaurant. A bar/lounge is on site where guests can unwind with a drink. Guests can enjoy a complimentary breakfast. Public areas are equipped with complimentary high-speed wireless Internet access.
This ski hotel also offers a rooftop terrace, tour/ticket assistance, and ski storage. Onsite self parking is complimentary.
- Total number of rooms - 13
- Number of floors - 2
- Bar/lounge
- Free breakfast
- Elevator/lift
- Tours/ticket assistance
- Free WiFi
- Express check-in
- Rooftop terrace
- Restaurant
- Free self parking
- Ski storage
- Number of buildings/towers - 1
Available in all rooms: Free WiFi
Available in some public areas: Free WiFi
Free self parking
Room Amenities
- Balcony
- Phone
- Daily housekeeping
- Private bathroom
- Free toiletries
- Hair dryer
- Bidet
- Shower only
- Rainfall showerhead
- Desk
- In-room safe
- Satellite TV service
- Free WiFi
- Climate control
Where to Eat
A complimentary breakfast is offered.
Krone has a restaurant on site.
Nearby Things to Do
The recreational activities listed below are available either on site or nearby; fees may apply.
- Ski lessons available nearby
- Bicycle rentals nearby
- Free bicycles on site
- Hiking/biking trails nearby
Hotel Policies
Check-in time starts at 2 PM
Minimum check-in age is 18
Check-in time ends at 10 PM
Special check-in instructions:
Check-out time is 10 AM
Payment types
Children and extra beds
- Children are welcome.
- Cribs (infant beds) are available.
You need to know
Extra-person charges may apply and vary depending on hotel policy.
Government-issued photo identification and a credit card or cash deposit are required at check-in for incidental charges.
Special requests are subject to availability upon check-in and may incur additional charges. Special requests cannot be guaranteed.
- Minimum Spring Break check-in age is 18 years old.
No rollaway/extra beds available
No cribs (infant beds) available
No pets or service animals allowed
- Cribs (infant beds) are available for an additional fee
We should mention
Cash transactions at this property cannot exceed EUR 999.99, due to national regulations. For further details, please contact the property using information in the booking confirmation. No pets and no service animals are allowed at this property.


text:
The Paramount Hotel
No prices found through our partners. Please contact the business directly or check some of our recommended alternatives.
How has this hotel rated in the past?
- Restaurant
- Free High-Speed Internet
- Room service
- Wheelchair accessibility
- Bar/lounge
- Business Services
Travelers also recommend:
TripAdvisor Reviews The Paramount Hotel Seattle
Travel Blogs from Seattle
Lou's Retirement Party
... continued on back to the rental car in deep thought as this was my first time taking this kind of walk down memory lane. It was pretty overwhelming. I decided to wander up Howard Road to check out the Muckleshoot Casino and decided to have a beer and watch some of the college basketball playoffs.
March 20- Friday morning, Ron and Cindy took off early for a long day at the hospital. I met Sandy and Gerry in Auburn for a great ...
Sleepless in Seattle
... it is much more substantial than Portland.
Sat & Sun 14 15– Stayed in over the weekend as we knew the
weather was going to be bad. Worked and planned some more…
Mon 16 – First up was the most iconic building in Seattle, the Space
Needle (it had to be done) Such impressive views of the city and a very fast
exterior lift that takes you ...
Back to the USA, but First...
... travels, with visions of Disney World and other "meccas" of tourism dancing in our head. So, after having spent the last week being asked if we had been there, having it described by other travelers and former employees, we decided to give it a go.
LET.THERE.BE.NO.DOUBT.HERE. This was awesome and a perfect place to either start or end your Iceland excursion!
Located 20 minutes from the International Airport ...
Heading home via Blue Lagoon
... br> We did our necessary soaking and then grabbed a quick bite of lunch in the cafeteria there. Another bus from there to the airport completed the final leg of our departure. The return flight was uneventful except it left 20 minutes late due to delay inbound arrival. We did customs and immigration in Seattle and then took a flight down the coast to San Francisco. Finally got home at midnight and hit the sack. Glad to be ...
Rain, Rain Go Away...
... on planet Earth when measuring by volume. They may seem small when you sit in them along with 400 strangers, but today's jets are massive and the scale required to manufacture them is amazing.
On day day three I went out to Bainbridge Island via the Washington State Ferry and explored the island for a bit. I also met up with two old friends from high school and college and now we're on to Los Angeles!


text:
Tagged Photos
Viewing Photos Tagged as: Sandpiper
Source: Bandelier National MonumentA Spotted Sandpiper stands reflected in the waters of the elk pond. Sandpipers are not common in the park.Download 4.2 MB
The Spotted Sandpiper lives on the edges of freshwater sources like ponds, streams,and rivers. They are sometimes called the "teeter-tail" beacuse of the way it bobs up and down.Download 330 KB
Source: Padre Island National SeashoreA flock of western sandpipers fly over the Laguna Madre shore.Download 1.1 MB


text:
Article ID: 323659 - View products that this article applies to.
This article was previously published under Q323659
This article has been archived. It is offered "as is" and will no longer be updated.
On This Page
A database object is a table, a query, a form, a report, a macro, or a module. When you try to delete an object, you receive a message similar to the following
Do you want to delete the <Object Type> '<Object Name>'?where <Object Type> refers to the type of database object, and <Object Name> refers to the name of the object that you are trying to delete.
If you click Yes, the object is deleted. If you click No, the object is not deleted.
NOTE: Microsoft Office XP has built-in functionality that allows you to get more information about difficult-to-troubleshoot alerts or error messages. If you want to turn on this functionality for this and other error messages in Microsoft Office XP, download the "Office XP Add-in: Extended Alerts Button" from the following Microsoft Office Update Web site:
http://www.microsoft.com/downloads/details.aspx?FamilyID=8fbee1d3-c5bb-4a36-a2f7-dc63de2a818c&DisplayLang=enNOTE: If you reached this article by clicking Web Info in an error message, you already have Customizable Alerts turned on.
HOW TO TURN OFF THE MESSAGEMicrosoft Access displays this message to confirm that indeed you want to delete the object. If you do not want to receive this confirmation message, you can turn it off. To do so, follow these steps:
Article ID: 323659 - Last Review: October 26, 2013 - Revision: 4.0


text:
Changing family dynamic may lead to tax relief
Taxpayers can take an exemption of $3,800 for each qualified child or relative who is a dependent.
Here are some examples from the IRS:
"Your mother received $2,400 in Social Security benefits and $300 in interest. She paid $2,000 for lodging and $400 for recreation." If you spend more than $2,400 to support her, supplementing what she spends, and her annual income is less than $3,800, you can claim her as a dependent and take the full value of the exemption.
"Your brother's daughter takes out a student loan of $2,500 and uses it to pay her college tuition. She is personally responsible for the loan. You provide $2,000 toward her total support. You cannot claim an exemption for her because you provide less than half of her support."
Usually the items that go into determining support are the cost of housing, food, clothing and medical costs, including doctor bills and medicine
But it's not just the personal exemption that could help taxpayers. Individual taxpayers might qualify and get the "extra benefit" of filing as head of households if they legally can claim children, parents or relatives as a dependent, said Jackie Perlman, principal tax research analyst for H&R Block .
For example, the 15 percent tax bracket applies to taxable income up to $47,350 for heads of households and $35,350 for individual returns. At the 25 percent tax bracket, it's $133,300 for heads of households and $85,650 for single filers.
Steber said taxpayers have to understand that it's not just nuclear family members who might qualify. Think beyond children and parents. If you're providing half the support for an aunt or uncle, niece or nephew whose income for the year was under $3,800, you may be able to claim them as dependents.


text:
Anti-Abortion Movement Made Gosnell's Crimes Possible
Only Kermit Gosnell is to blame for the heinous crimes he is alleged to have committed against women seeking abortions, but the tactics and policies of the so-called "Pro Life" movement gave him the opportunity to do so.
While most people thought we said goodbye to "back alley abortionists" when the Supreme Court decided Roe v. Wade, the case that made abortion legal throughout the United States in 1973, anti-abortion activists have worked concertedly over the past 40 years to make abortion as difficult as possible to obtain even if they haven't been able to officially overturn Roe. Their unfortunate success has meant that for a significant portion of women in this country, often the most marginalized, the promise of safe and legal abortion offered in Roe has never been realized.
Read more here.
This article was originally published in Politix.
To speak with our experts on this topic, please contact:
Print: Liz Bartolomeo (poverty, health care)
202.481.8151 or firstname.lastname@example.com
Print: Tom Caiazza (foreign policy, energy and environment, LGBT issues, gun-violence prevention)
202.481.7141 or email@example.com
Print: Allison Preiss (economy, education)
202.478.6331 or firstname.lastname@example.com
Print: Tanya Arditi (immigration, Progress 2050, race issues, demographics, criminal justice)
202.741.6258 or email@example.com
Print: Chelsea Kiene (women's issues, Talk Poverty, faith)
202.478.5328 or email@example.com
Print: Elise Shulman (oceans)
202.796.9705 or email@example.com
Print: Katie Murphy (Legal Progress)
202.495.3682 or email@example.com
Spanish-language and ethnic media: Jennifer Molina
202.796.9706 or firstname.lastname@example.com
TV: Rachel Rosen
202.483.2675 or firstname.lastname@example.com
Radio: Chelsea Kiene
202.478.5328 or email@example.com