text:
US 7447069 B1 Abstract A system of Flash EEprom memory chips with controlling circuits serves as non-volatile memory such as that provided by magnetic disk drives. Improvements include selective multiple sector erase, in which any combinations of Flash sectors may be erased together. Selective sectors among the selected combination may also be de-selected during the erase operation. Another improvement is the ability to remap and replace defective cells with substitute cells. The remapping is performed automatically as soon as a defective cell is detected. When the number of defects in a Flash sector becomes large, the whole sector is remapped. Yet another improvement is the use of a write cache to reduce the number of writes to the Flash EEprom memory, thereby minimizing the stress to the device from undergoing too many write/erase cycling.
Claims(5) 1. In memory system that includes an array of non-volatile floating gate memory cells partitioned into a plurality of sectors that individually include a distinct group of said array of memory cells that are erasable together as a unit, a method of operating the memory system with a host computer, comprising:
configuring use of the memory cells within the individual sectors to provide at least distinct portions in which user data and a sector address are stored,
in response to receiving a memory address from the host computer, addressing a corresponding sector and reading the sector address from the sector address portion thereof,
if the read sector address is that of the addressed corresponding sector, sending data to the host computer that is read from the user data portion of the addressed corresponding sector, and
if the read sector address is that of a sector other than the addressed corresponding sector, addressing the other sector and sending data to the host computer that is read from the user data portion of the other sector.
2. The method of
3. The method of
4. The method of any one of
5. The method of any one of
Description This is a continuation of patent application Ser. No. 08/931,133, filed Sep. 16, 1997, now U.S. Pat. No. 5,936,971 which is a continuation of Ser. No. 08/249,049, filed May 25, 1994, now U.S. Pat. No. 5,671,229, which is a continuation of application Ser. No. 07/963,837, filed Oct. 20, 1992, now abandoned, which in turn is a division of patent application Ser. No. 07/337,566, filed Apr. 13, 1989, now abandoned. This invention relates generally to semiconductor electrically erasable programmable read only memories (EEprom), and specifically to a system of integrated circuit Flash EEprom chips. Computer systems typically use magnetic disk drives for mass storage of data. However, disk drives are disadvantageous in that they are bulky and in their requirement for high precision moving mechanical parts. Consequently they are not rugged and are prone to reliability problems, as well as consuming significant amounts of power. Solid state memory devices such as DRAM's and SRAM's do not suffer from these disadvantages. However, they are much more expensive, and require constant power to maintain their memory (volatile). Consequently, they are typically used as temporary storage. EEprom's and Flash EEprom's are also solid state memory devices. Moreover, they are nonvolatile, and retain their memory even after power is shut down. However, conventional Flash EEprom's have a limited lifetime in terms of the number of write (or program)/erase cycles they can endure. Typically the devices are rendered unreliable after 102 to 103 write/erase cycles. Traditionally, they are typically used in applications where semi-permanent storage of data or program is required but with a limited need for reprogramming. Accordingly, it is an object of the present invention to provide a Flash EEprom memory system with enhanced performance and which remains reliable after enduring a large number of write/erase cycles. It is another object of the present invention to provide an improved Flash EEprom system which can serve as non-volatile memory in a computer system. It is another object of the present invention to provide an improved Flash EEprom system that can replace magnetic disk storage devices in computer systems. It is another object of the present invention to provide a Flash EEprom system with improved erase operation. It is another object of the present invention to provide a Flash EEprom system with improved error correction. It is yet another object of the present invention to provide a Flash EEprom with improved write operation that minimizes stress to the Flash EEprom device. It is still another object of the present invention to provide a Flash EEprom system with enhanced write operation. These and additional objects are accomplished by improvements in the architecture of a system of EEprom chips, and the circuits and techniques therein. According to one aspect of the present invention, an array of Flash EEprom cells on a chip is organized into sectors such that all cells within each sector are erasable at once. A Flash EEprom memory system comprises one or more Flash EEprom chips under the control of a controller. The invention allows any combination of sectors among the chips to be selected and then erased simultaneously. This is faster and more efficient than prior art schemes where all the sectors must be erased every time or only one sector at a time can be erased. The invention further allows any combination of sectors selected for erase to be deselected and prevented from further erasing during the erase operation. This feature is important for stopping those sectors that are first to be erased correctly to the �erased� state from over erasing, thereby preventing unnecessary stress to the Flash EEprom device. The invention also allows a global de-select of all sectors in the system so that no sectors are selected for erase. This global reset can quickly put the system back to its initial state ready for selecting the next combination of sectors for erase. Another feature of the invention is that the selection is independent of the chip select signal which enables a particular chip for read or write operation. Therefore it is possible to perform an erase operation on some of the Flash EEprom chips white read and write operations may be performed on other chips not involved in the erase operation. According to another aspect of the invention, improved error correction circuits and techniques are used to correct for errors arising from defective Flash EEprom memory cells. One feature of the invention allows defect mapping at cell level in which a defective cell is replaced by a substitute cell from the same sector. The defect pointer which connects the address of the defective cell to that of the substitute cell is stored in a defect map. Every time the defective cell is accessed, its bad data is replaced by the good data from the substitute cell. Another feature of the invention allows defect mapping at the sector level. When the number of defective cells in a sector exceeds a predetermined number, the sector containing the defective cells is replaced by a substitute sector. An important feature of the invention allows defective cells or defective sectors to be remapped as soon as they are detected thereby enabling error correction codes to adequately rectify the relatively few errors that may crop up in the system. According to yet another aspect of the present invention, a write cache is used to minimize the number of writes to the Flash EEprom memory. In this way the Flash EEprom memory will be subject to fewer stress inducing write/erase cycles, thereby retarding its aging. The most active data files are written to the cache memory instead of the Flash EEprom memory. Only when the activity levels have reduced to a predetermined level are the data files written from the cache memory to the Flash EEprom memory. Another advantage of the invention is the increase in write throughput by virtue of the faster cache memory. According to yet another aspect of the present invention, one or more printed circuit cards are provided which contain controller and EEprom circuit chips for use in a computer system memory for long term, non-volatile storage, in place of a hard disk system, and which incorporate various of the other aspects of this invention alone and in combination. Additional objects, features, and advantages of the present invention will be understood from the following description of its preferred embodiments, which description should be taken in conjunction with the accompanying drawings. EEprom System A computer system in which the various aspects of the present invention are incorporated is illustrated generally in One aspect of the present invention is the substitution of a specific type of semiconductor memory system for the disk drive but without having to sacrifice non-volatility, ease of erasing and rewriting data into the memory, speed of access, low cost and reliability. This is accomplished by employing an array of electrically erasable programmable read only memories (EEprom's) integrated circuit chips. This type of memory has additional advantages of requiring less power to operate, and of being lighter in weight than a hard disk drive magnetic media memory, thereby being especially suited for battery operated portable computers. The bulk storage memory 29 is constructed of a memory controller 31, connected to the computer system bus 23, and an array 33 of EEprom integrated circuit chips. Data and instructions are communicated from the controller 31 to the EEprom array 33 primarily over a serial data line 35. Similarly, data and status signals are communicated from the EEprom 33 to the controller 31 over serial data lines 37. Other control and status circuits between the controller 31 and the EEprom array 33 are not shown in Referring to The EEprom array 33 includes a number of EEprom integrated circuit chips 43, 45, 47, etc. Each includes a respective chip select and enable line 49, 51 and 53 from interface circuits 40. The interface circuits 40 also act to interface between the serial data lines 35, 37 and a circuit 55. Memory location addresses and data being written into or read from the EEprom chips 43, 45, 47, etc. are communicated from a bus 55, through logic and register circuits 57 and thence by another bus 59 to each of the memory chips 43, 45, 47 etc. The bulk storage memory 29 of For large amounts of memory, that which is conveniently provided by a single array 33 may not be enough. In such a case, additional EEprom arrays can be connected to the serial data lines 35 and 37 of the controller chip 31, as indicated in Erase of Memory Structures In system designs that store data in files or blocks the data will need to be periodically updated with revised or new information. It may also be desirable to overwrite some no longer needed information, in order to accommodate additional information. In a Flash EEprom memory, the memory cells must first be erased before information is placed in them. That is, a write (or program) operation is always preceded by an erase operation. In conventional Flash erase memory devices, the erase operation is done in one of several ways. For example, in some devices such as the Intel corporation's model 27F-256 CMOS Flash EEprom, the entire chip is erased at one time if not all the information in the chip is to be erased, the information must first be temporarily saved, and is usually written into another memory (typically RAM). The information is then restored into the nonvolatile Flash erase memory by programming back into the device. This is very slow and requires extra memory as holding space. In other devices such as Seeq Technology Incorporated's model 48512 Flash EEprom chip, the memory is divided into blocks (or sectors) that, are each separately erasable, but only one at a time. By selecting the desired sector and going through the erase sequence the designated area is erased. While, the need for temporary memory is reduced, erase in various areas of the memory still requires a time consuming sequential approach. In the present invention, the Flash EEprom memory is divided into sectors where all cells within each sector are erasable together. Each sector can be addressed separately and selected for erase. One important feature is the ability to select any combination of sectors for erase together. This will allow for a much faster system erase than by doing each one independently as in prior art. For example, in order to select the sector 211 for erase, the controller sends the address of the sector 211 to the circuit 220. The address is decoded in line 235 and is used in combination with a set erase enable signal in bus 237 to set an output 239 of the register 221 to HIGH. This enables the sector 211 in a subsequent erase operation. Similarly, if the sector 213 is also desired to be erased, its associated register 223 may be set HIGH. After all sectors intended for erase have been selected, the controller then issues to the circuit 220, as well as all other chips in the system a global erase command in line 251 along with the high voltage for erasing in line 209. The device will then erase all the sectors that have been selected (i.e. the sectors 211 and 213) at one time. In addition to erasing the desired sectors within a chip, the architecture of the present system permits selection of sectors across various chips for simultaneous erase. FIGS. 4(1)-4(11) illustrate the algorithm used in conjunction with the circuit 220 of Optimized erase implementations have been disclosed in two copending U.S. patent applications. They are copending U.S. patent applications, Ser. No. 204,175, filed Jun. 8, 1988, by Dr. Eliyahou Haran, now U.S. Pat. No. 5,095,344, and one entitled �Multi-State EEprom Rea Write Circuits and Techniques�, Ser. No. 07/337,579, filed Apr. 13, 1989, now abandoned, by Sanjay Mehrotra and Dr. Eliyahou Harari. The disclosures of the two applications are hereby incorporate by reference. The Flash EEprom cells are erased by applying a pulse of erasing voltage followed by a read to verify if the cells are erased to the �erased� state. If not, further pulsing and verifying are repeated until the cells are verified to be erased. By erasing in this controlled manner, the cells are not subject to over-erasure which tends to age the EEprom device prematurely as well as make the cells harder to program. As the group of selected sectors is going through the erase cycle, some sectors will reach the �erase� state earlier than others. Another important feature of the present invention is the ability to remove those sectors that have been verified to be erased from the group of selected sectors, thereby preventing them from over-erasing. Returning to FIG. 4(4), after all sectors intended for erase have been tagged, the controller initiates an erase cycle to erase the group of tagged sectors. In FIG. 4(5), the controller shifts in a global command called Enable Erase into each Flash EEprom chip that is to perform an erase. This is followed in FIG. 4(5) by the controller raising of the erase voltage line (Ve) to a specified value for a specified duration. The controller will lower this voltage at the end of the erase duration time. In FIG. 4(6), the controller will then do a read verify sequence on the sectors selected for erase. In FIG. 4(7), if none of the sectors are verified, the sequences illustrated in FIGS. 4(5)-4(7) are repeated. In FIGS. 4(8) and 3(9), if one or more sectors are verified to be erased, they are taken out of the sequence. Referring also to The ability to select which sectors to erase and which ones not to, as well as which ones to stop erasing is advantageous. It will allow sectors that have erased before the slower erased sectors to be removed from the erase sequence so no further stress on the device will occur. This will increase the reliability of the system. Additional advantage is that if a sector is bad or is not used for some reason, that sector can be skipped over with no erase occurring within that sector. For example, if a sector is defective and have shorts in it, it may consume much power. A significant system advantage is gained by the present invention which allows it to be skipped on erase cycles so that it may greatly reduce the power required to erase the chip. Another consideration in having the ability to pick the sectors to be erased within a device is the power savings to the system. The flexibility in erase configuration of the present invention enables the adaptation of the erase needs to the power capability of the system. This can be done by configuring the systems to be erased differently by software on a fixed basis between different systems. It also will allow the controller to adaptively change the amount of erasing being done by monitoring the voltage level in a system, such as a laptop computer. An additional performance capability of the system in the present invention is the ability to issue a reset command to a Flash EEprom chip which will clear all erase enable latches and will prevent any further erase cycles from occurring. This is illustrated in An additional performance capability is to have the ability to do erase operations without regard to chip select. Once an erase is started in some of the memory chips, the controller in the system can access other memory chips and do read and write operations on them. In addition, the device(s) doing the erase can be selected and have an address loaded for the next command following the erase. Defect Mapping Physical defects in memory devices give rise to hard errors. Data becomes corrupted whenever it is stored in the defective cells. In conventional memory devices such as RAM's and Disks, any physical defects arising from the manufacturing process are corrected at the factory. In RAM'S, spare redundant memory cells on chip may be patched on, in place of the defective cells. In the traditional disk drive, the medium is imperfect and susceptible to defects. To overcome this problem manufacturers have devised various methods of operating with these defects present, the most usual being defect mapping of sectors. In a normal disk system the media is divided into cylinders and sectors. The sector being the basic unit in which data is stored. When a system is partitioned into the various sectors the sectors containing the defects are identified and are marked as bad and not to be used by the system. This is done in several ways. A defect map table is stored on a particular portion of the disk to be used by the interfacing controller. In addition, the bad sectors are marked as bad by special ID and flag markers. When the defect is addressed, the data that would normally be stored there is placed in an alternative location. The requirement for alternative sectors makes the system assign spare sectors at some specific interval or location. This reduces the amount of memory capacity and is a performance issue in how the alternative sectors are located. One important application of the present invention is to replace a conventional disk storage device with a system incorporating an array of Flash EEprom memory chips. The EEprom system is preferably set up to emulate a conventional disk, and may be regarded as a �solid-state disk�. In a �disk� system made from such solid-state memory devices, low cost considerations necessitate efficient handling of defects. Another important feature of the invention enables the error correction scheme to conserve as much memory as possible. Essentially, it calls for the defective cells to be remapped cell by cell rather than by throwing away the whole sector (512 bytes typically) whenever a defect occurs in it. This scheme is especially suited to the Flash EEprom medium since the majority of errors will be bit errors rather than a long stream of adjacent defects as is typical in traditional disk medium. In both cases of the prior art RAM and magnetic disk, once the device is shipped from the factory, there is little or no provision for replacing hard errors resulting from physical defects that appear later during normal operation. Error corrections then mainly rely on schemes using error correction codes (ECC). The nature of the Flash EEprom device predicates a higher rate of cell failure especially with increasing program/erase cycling. The hard errors that accumulate with use would eventually overwhelm the ECC and render the device unusable. One important feature of the present invention is the ability for the system to correct for hard errors whenever they occur. Defective cells are detected by their failure to program or erase correctly. Also during read operation, defective cells are detected and located by the ECC. As soon as a defective cell is identified, the controller will apply defect mapping to replace the defective cell with a space cell located usually within the same sector. This dynamic correction of hard errors, in addition to conventional error correction schemes, significantly prolongs the life of the device. Another feature of the present invention is an adaptive approach to error correction. Error correction code (ECC) is employed at all times to correct for soft errors as well as any hard errors that may arise. As soon as a hard error is detected, defect mapping is used to replace the defective cell with a spare cell in the same sector block. Only when the number of defective cells in a sector exceeds the defect mapping's capacity for that specific sector will the whole sector be replaced as in a conventional disk system. This scheme minimized wastage without compromising reliability. Whenever a defective cell is detected in the sector, a good cell in the alternative defects data area 407 is assigned to backup the data designated for the defective cell. Thus even if the defective cell stores the data incorrectly, an error-free copy is stored in the backup cell. The addresses of the defective cell and the backup cell are stored as defect pointers in the defect map 409. It is to be understood that the partitioning between the user data portion 403 and the spare portion 405 need not be rigid. The relative size of the various partitioned areas may be logically reassigned. Also the grouping of the various areas is largely for the purpose of discussion and not necessarily physically so. For example, the alternative defects data area 407 has been schematically grouped under the spare portion 405 to express the point that the space it occupies is no longer available to the user. In a read operation, the controller first reads the header, the defect map and the alternative defects data. It then reads the actual data. It keeps track of defective cells and the location of the substitute data by means of the defect map. Whenever a defective cell is encountered, the controller substitutes its bad data with the good data from the alternative defects. After assuming control, the controller 31 first addresses the header of the sector and verifies that the memory is accessed at the address that the user had specified. This is achieved by the following sequence. The controller selects a memory chip (chip select) among the memory device 33 and shifts the address for the header area from the address generator 503 out to the selected memory chip in the memory device 33. The controller then switches the multiplexer 513 and shifts also the read command out to the memory device 33. Then the memory device reads the address sent it and begins sending serial data from the addressed sector back to the controller. A receiver 515 in the controller receives this data and puts it in parallel format. In one embodiment, once a byte (8 bits) is compiled, the controller compares the received data against the header data previously stored by the microprocessor in the holding register file 509. If the compare is correct, the proper location is verified and the sequence continues. Next the controller 31 reads the defect pointers and loads these bad address locations into the holding register file 509. This is followed by the controller reading the alternative defects data that were written to replace the bad bits as they were written. The alternative bits are stored in an alternative defects data file 517 that will be accessed as the data bits are read. Once the Header has been determined to be a match and the defect pointers and alternative bits have been loaded, the controller begins to shift out the address of the lowest address of the desired sector to be read. The data from the sector in the memory device 33 is then shifted into the controller chip 31. The receiver 515 converts the data to a parallel format and transfers each byte into a temporary holding FIFO 519 to be shipped out of the controller. A pipeline architecture is employed to provide efficient throughput as the data is gated through the controller from the receiver 515 to the FIFO 519. As each data bit is received from memory the controller is comparing the address of the data being sent (stored in the address generator 507) against the defect pointer map (stored in the register file 509). If the address is determined to be a bad location, by a match at the output of the comparator 521, the bad bit from the memory received by the receiver 515 is replaced by the good bit for that location. The good bit is obtained from the alternative defects data file 517. This is done by switching the multiplexer 523 to receive the good bit from the alternative defects data file instead of the bad bit from the receiver 515, as the data is sent to the FIFO 519. Once the corrected data is in the FIFO it is ready to be sent to buffer memory or system memory (not shown). The data is sent from the controller's FIFO 519 to the system memory by the controller's DMA controller 507. This controller 507 then requests and gets access to the system bus and puts out an address and gates the data via an output interface 525 out to the system bus. This is done as each byte gets loaded into the FIFO 519. As the corrected data is loaded into the FIFO it will also be gated into an ECC hardware 527 where the data file will be acted on by the ECC. Thus in the manner described, the data read from the memory device 33 is gated through the controller 31 to be sent to the system. This process continues until the last bit of addressed data has been transferred. In spite of defect mapping of previously detected defective cells, new hard errors might occur since the last mapping. As the dynamic defect mapping constantly �puts away� new defective cells, the latest hard error that may arise between defect mapping would be adequately handled by the ECC. As the data is gated through the controller 31, the controller is gating the ECC bits into the ECC hardware 527 to determine if the stored value matched the just calculated remainder value. If it matches then the data transferred out to the system memory was good and the read operation was completed. However, if the ECC registers an error then a correction calculation on the data sent to system memory is performed and the corrected data re-transmitted. The method for calculating the error can be done in hardware or software by conventional methods. The ECC is also able to calculate and locate the defective cell causing the error. This may be used by the controller 31 to update the defect map associated with the sector in which the defective cell is detected. In this manner, hard errors are constantly removed from the Flash EEprom system. Next, the controller begins to fetch the write data from system memory (not shown). It does this by getting access to the system bus, outputs the memory or bus address and does the read cycle. It pulls the data into a FIFO 601 through an input interface 603. The controller then shifts the starting sector address (lowest byte address) from the address generator 503 to the selected memory device 33. This is followed by data from the FIFO 601. These data are routed through multiplexers 605 and 513 and converted to serial format before being sent to the memory device 33. This sequence continues until all bytes for a write cycle have been loaded into the selected memory. A pipeline architecture is employed to provide efficient throughput as the data is gated from the FIFO 601 to the selected memory 33. The data gated out of the FIFO 601 is sent to the ECC hardware 527 where a remainder value will be calculated within the ECC. In the next stage, as the data is being sent to the memory device through multiplexers 605 and 513, the comparator 521 is comparing its address from the address generator 503 to the defect pointer address values in the holding register file 509. When a match occurs, indicating that a defective location is about to be written, the controller saves this bit into the alternative defect data file 517. At the same time, all bad bits sent to memory will be sent as zeroes. After the bytes for a write cycle have been loaded into the selected memory device, the controller issues a program command to the memory device and initiate a write cycle. Optimized implementations of write operation for Flash EEprom device have been disclosed in two previously cited co-pending U.S. patent applications, Ser. No. 204,175 now U.S. Pat. No. 5,095,344, and one entitled �Multi-State EErm Read and Write Circuits and Techniques�, Ser. No. 07/337,579, filed Apr. 13, 1989, now abandoned. Relevant portions of the disclosures are hereby incorporated by reference. Briefly, during the write cycle, the controller applies a pulse of programming (or writing) voltages. This is followed by a verify read to determine if all the bits have been programmed properly. If the bits did not verify, the controller repeats the program/verify cycle until all bits are correctly programmed. If a bit fails to verify after prolonged program/verify cycling, the controller will designate that bit as defective and update the defect map accordingly. The updating is done dynamically, as soon as the defective cell is detected. Similar actions are taken in the case of failure in erase verify. After all the bits have been programmed and verified, the controller loads the next data bits from the FIFO 601 and addresses the next location in the addressed sector. It then performs another program/verify sequence on the next set of bytes. The sequence continues until the end of the data for that sector. Once this has occurred, the controller addresses the shadow memory (header area) associated with the sector (see In addition, the collection of bits that was flagged as defective and were saved in the alternative defects data file 516 is then written in memory at the alternative defects data locations (see The present invention also has provision for defect mapping of the whole sector, but only after the number of defective cells in the sector has exceeded the cell defect mapping's capacity for that specific sector. A count is kept of the number of defective cells in each sector. When the number in a sector exceeds a predetermined value, the controller marks that sector as defective and maps it to another sector. The defect pointer for the linked sectors may be stored in a sector defect map. The sector defect map may be located in the original defective sector if its spare area is sufficiently defect-free. However, when the data area of the sector has accumulated a large number of defects, it is quite likely that the spare area will also be full of defects. Thus, it is preferable in another embodiment to locate the sector map in another memory maintained by the controller. The memory may be located in the controller hardware or be part of the Flash EEprom memory. When the controller is given an address to access data, the controller compares this address against the sector defect map. If a match occurs then access to the defective sector is denied and the substitute address present in the defect map is entered, and the corresponding substitute sector is accessed instead. In yet another embodiment, the sector remapping is performed by the microprocessor. The microprocessor looks at the incoming address and compares it against the sector defect map. If a match occurs, it does not issue the command to the controller but instead substitute the alternative location as the new command. Apart from the much higher speed of the solid-state disk, another advantage is the lack of mechanical parts. The long seek times, rotational latency inherent in disk drives are not present. In addition, the long synchronization times, sync mark detects and write gaps are not required. Thus the overhead needed for accessing the location where data is to be read or written is much less. All of these simplifications and lack of constraints result in a much faster system with much reduced overheads. In addition, the files can be arranged in memory in any address order desired, only requiring the controller to known how to get at the data as needed. Another feature of the invention is that defect mapping is implemented without the need to interrupt the data stream transferred to or from the sector. The data in a block which may contain errors are transferred regardless, and is corrected afterwards. Preserving the sequential addressing will result in higher speed by itself. Further, it allows the implementation of an efficient pipeline architecture in the read and write data paths. Write Cache System Cache memory is generally used to speed up the performance of systems having slower access devices. For example in a computer system, access of data from disk storage is slow and the speed would be greatly improved if the data could be obtained from the much faster RAM. Typically a part of system RAM is used as a cache for temporarily holding the most recently accessed data from disk. The next time the data is needed, it may be obtained from the fast cache instead of the slow disk. The scheme works well in situations where the same data is repeatedly operated on. This is the case in most structures and programs since the computer tends to work within a small area of memory at a time in running a program. Another example of caching is the using of faster SRAM cache to speed up access of data normally stored in cheaper but slower DRAM. Most of the conventional cache designs are read caches for speeding up reads from memory. In some cases, write caches are used for speeding up writes to memory. However in the case of writes to system memory (e.g. disks), data is still being written to system memory directly every time they occur, while being written into cache at the same time. This is done because of concern for loss of updated data files in case of power loss. If the write data is only stored in the cache memory (volatile) a loss of power will result in the new updated files being lost from cache before having the old data updated in system memory (non-volatile). The system will then be operating on the old data when these files are used in further processing. The need to write to main memory every time defeats the caching mechanism for writes. Read caching does not have this concern since the data that could be lost from cache has a backup on disk. In the present invention, a system of Flash EEprom is used to provide non-volatile memory in place of traditional system memories such as disk storage. However, Flash EEprom memory is subject to wearing out by excessive program/erase cycles. Even with the improved Flash EEprom memory device as disclosed in co-pending U.S. patent applications, Ser. No. 204,175 now U.S. Pat. No. 5,095,344, and Haran, Ser. No. 07/337,579, filed Apr. 13, 1989, now abandoned, by Sanjay Mehrotra and Dr. Eliyahou Harari filed on the same day as the present application, the endurance limit is approximately 106 program/erase cycles. In a ten-year projected life time of the device, this translates to a limit of one program/erase cycle per 5 minutes. This may be marginal in normal computer usage. To overcome this problem, a cache memory is used in a novel way to insulate the Flash EEprom memory device from enduring too many program/erase cycles. The primary function of the cache is to act on writes to the Flash EEprom memory and not on reads of the Flash EEprom memory, unlike the case with traditional caches. Instead of writing to the Flash EEprom memory every time the data is updated, the data may be operated on several times in the cache before being committed to the Flash EEprom memory. This reduces the number of writes to the Flash EEprom memory. Also, by writing mostly into the faster cache memory and reducing the number of writes to the slower Flash EEprom, an additional benefit is the increase in system write throughput. A relatively small size cache memory is quite effective to implement the present invention. This helps to overcome the problem of data loss in the volatile cache memory during a power loss. In that event, it is relatively easy to have sufficient power reserve to maintain the cache memory long enough and have the data dumped into a non-volatile memory such as a specially reserved space in the Flash EEprom memory. In the event of a power down or and power loss to the system, the write cache system may be isolated from the system and a dedicated rechargeable power supply may be switch in only to power the cache system and the reserved space in the Flash EEprom memory. In the present invention, the Flash EEprom memory array 33 is organized into sectors (typically 512 byte size) such that all memory cells within each sector are erasable together. Thus each sector may be considered to store a data file and a write operation on the memory array acts on one or more such files. During read of a new sector in the Flash EEprom memory 33, the data file is read out and sent directly to the host through the controller. This file is not used to fill the cache memory 705 as is done in the traditional cache systems. After the host system has processed the data within a file and wishes to write it back to the Flash EEprom memory 33, it accesses the cache system 701 with a write cycle request. The controller then intercepts this request and acts on the cycle. In one embodiment of the invention, the data file is written to the cache memory 705. At the same time, two other pieces of information about the data file are written to a tag memory 709. The first is a file pointer which identifies the file present in the cache memory 705. The second is a time stamp that tells what time the file was last written into the cache memory. In this way, each time the host wishes to write to the Flash EEprom memory 33, the data file is actually first stored in the cache memory 705 along with pointers and time stamps in the tag memory 709. In another embodiment of the invention, when a write from the host occurs, the controller first checks to see if that file already existed in the cache memory 705 or has been tagged in the tag memory 709. If it has not been tagged, the file is written to the Flash memory 33, while its identifier and time stamp are written to the tag memory 709. If the file already is present in the cache memory or has been tagged, it is updated in the cache memory and not written to the Flash memory. In this way only infrequently used data, files are written into the Flash memory while frequently used data files are trapped in the cache memory. In yet another embodiment of the invention, when a write from the host occurs, the controller first checks to see if that data file has been last written anywhere within a predetermined period of time (for example, 5 minutes). If it has not, the data file is written to the Flash memory 33, while its identifier and time stamp are written to the tag memory 709. If the data file has been last written within the predetermined period of time, it is written into the cache memory 705 and not written to the Flash memory. At the same time, its identifier and time stamp are written to the tag memory 709 as in the other embodiments. In this way also, only infrequently used data files are written into the Flash memory while frequently used data files are trapped in the cache memory. In all embodiments, over time the cache memory 705 will start to fill up. When the controller has detected that some predetermined state of fullness has been reached, it begins to archive preferentially some files over others in the cache memory 705 by writing them to the Flash memory 33. In either embodiments, over time the cache memory 705 will start to fill up. When the controller has detected that some predetermined state of fullness has been reached, it begins to archive preferentially some files over others in the cache memory 705 by writing them to the Flash memory 33. The file identifier tag bits for these files are then reset, indicating that these files may be written over. This makes room for new data files entering the cache memory. The controller is responsible for first moving the least active files back into the Flash memory 33 to make room for new active files. To keep track of each file's activity level, the time stamp for each file is incremented by the controller at every time step unless reset by a new activity of the file. The timing is provided by timers 711. At every time step (count), the controller systematically accesses each data file in the cache memory and reads the last time stamp written for this data file. The controller then increments the time stamp by another time step (i.e. increments the count by one). Two things can happen to a file's time stamp, depending on the activity of the file. One possibility is for the time stamp to be reset in the event of a new activity occurring. The other possibility is that no new activity occurs for the file and the time stamp continues to increment until the file is removed from the cache. In practice a maximum limit may be reached if the time stamp is allowed to increase indefinitely. For example, the system may allow the time stamp to increment to a maximum period of inactivity of 5 minutes. Thus, when a data file is written in the cache memory, the time stamp for the file is set at its initial value. Then the time stamp will start to age, incrementing at every time step unless reset to its initial value again by another write update. After say, 5 minutes of inactivity, the time stamp has incremented to a maximum terminal count. In one embodiment of keeping count, a bit can be shifted one place in a shift register each time a count increment for a file occurs. If the file is updated (a new activity has occurred) the bit's location will be reset to the initial location of the shift register. On the other hand, if the file remains inactive the bit will eventually be shifted to the terminal shift position. In another embodiment, a count value for each file is stored and incremented at each time step. After each increment, the count value is compared to a master counter, the difference being the time delay in question. Thus, if a file is active its incremented time stamp is reset back to the initial value each time the data file is rewritten. In this manner, files that are constantly updated will have low time stamp identifiers and will be kept in cache until their activity decreases. After a period of inactivity has expired, they acquire the maximum time stamp identifiers. The inactive files are eventually archived to the Flash memory freeing space in the cache memory for new, more active files. Space is also freed up in the tag memory when these inactive files are moved to the Flash memory. At any time when room must be made available for new data files coming into the cache memory, the controller removes some of the older files and archives them to the Flash memory 33. Scheduling is done by a memory timing/control circuit 713 in the controller. The decision to archive the file is based on several criteria. The controller looks at the frequency of writes occurring in the system and looks at how full the cache is. If there is still room in the cache, no archiving need to be done. If more room is needed, the files with the earliest time stamps are first removed and archived to the Flash memory. Although the invention has been described with implementation in hardware in the controller, it is to be understood that other implementations are possible. For example, the cache system may be located elsewhere in the system, or be implemented by software using the existing microprocessor system. Such variations are within the scope of protection for the present invention. The Profile of how often data is written back to the Flash memory is determined by several factors. It depends on the size of the cache memory and the frequency of writes occurring in the system. With a small cache memory system, only the highest frequency files will be cached. Less frequently accessed files will also be cached with increasing cache memory size. In the present invention, a relatively cheap and small amount of cache memory, preferably about 1 Mbyte, may be used to good advantage. By not constantly writing the most active files (the top 5%), the write frequency of the Flash EEprom may be reduced from the usual one every millisecond to one every 5 minutes. In this way the wear-out time for the memory can be extended almost indefinitely. This improvement is also accompanied by increased system performance during write. Incorporating time tag into the write cache concept has the advantage that the size of the write cache buffer memory can be relatively small, since it is used only to store frequently written data files, with all other files written directly into the Flash EEprom memory. A second advantage is that the management of moving data files in and out of the write cache buffer can be automated since it does not require advanced knowledge of which data files are to be called next. The various aspects of the present invention that have been described co-operate in a system of Flash EEprom memory array to make the Flash EEprom memory a viable alternative to conventional non-volatile mass storage devices. While the embodiments of the various aspects of the present invention that have been described are the preferred implementation, those skilled in the art will understand that variations thereof may also be possible. Therefore, the invention is entitled to protection within the full scope of the appended claims. Patent Citations
Non-Patent Citations
Referenced by
Legal Events
Rotate |


text:
Main Content
Keeping your little one protected from the elements doesn't have to be a chore! Get them fully decked out to cheer on the Yankees in this adorable nylon windsuit from Majestic. Both pieces feature embroidered New York Yanks graphics, full mesh linings and elastic cuffs and waist. A NY logo adorns the upper left chest, while another alternative logo is near the left waist. The pants also boast zippered leg holes for ease and convenience. This spirited outfit will give your favorite Yankees fanatic the ultimate in comfort and team style!
- 100% Polyester fabric
- Elastic waist
- Full-zip jacket
- Imported
- Mesh lining
- Officially licensed Yankees windsuit
- Quality embroidery
- Two pockets on jacket & pants
Special event items are produced by manufacturers only after the outcome of a game
or event. These are advanced sale items and will ship immediately after they are
received in our warehouse.
Manufacturer direct items are shipped directly from the manufacturer. These items
are not available for international or expedited shipping.
Customized items can be personalized with options such as your name, your favorite
number, and/or designs. Some options may be limited by league rules.

subset: commoncrawl


text:
NIKE Women's Modern Rise Plaid Golf Shorts
See Price in Cart (see promotion details) |
Eligible Free Shipping on Outerwear, Shoes, Clothes! (see promotion details) |
Eligible for Free Shipping on Orders $49 or More! (see promotion details) |
Members of The League get 5% back when you spend $100! (see promotion details) |
Product Details
Sitting just below the waist, the NIKE® women's Modern Rise plaid golf shorts feature a longer, 13" inseam for a vintage look that you'll love on the course or in the clubhouse. Moisture-wicking Dri-FIT® performance fabric draws sweat away from the skin and provides optimal ventilation to keep you cool and dry for a full 18 holes.
Get your new NIKE® golf shorts today from Sports Authority.
Key Specs:
- Fabric Content: 95% polyester, 5% spandex
- Inseam: 13 inches
Features | Benefits |
Additional Info
- Button and zip-fly closure
- Contoured waistband sits 1" below the waist
- Allover plaid pattern
- Side-seam and rear pockets
- 7 belt loops
- Split hems
- Made in China


text:
Contact Your Legislator Today To Oppose Cuts To Patient Care
Home > Events Calendar > Volunteer Services Adult Orientation
Thursday, May 23, 2013 -
The first step to becoming a volunteer is registering for a two 1/2-hour volunteer orientation and information session. This orientation session is for adults only, ages 19 and older.
You can register online and we will contact you to confirm the start/end time of the orientation session.
Register Now >>
For a doctor referral online or call 1-800-516-3658.
Employment and Nursing opportunities at Danbury Hospital.
Easy directions to Danbury Hospital and free parking options.
Find any department or area on the Danbury Hospital campus.
Share your thoughts or concerns with our staff.
Request an appointment, view your bills and pay online.
Select Text Size


text:
Skip to main content
Westminster College
Titan Athletics
Campus Life
Prospective Students
A–Z Directory
Shawn R. Reynolds
Adjunct Faculty
(724) 946-6365
Campus Location:
Patterson Hall
Studio 5 - 5
Course Syllabi:
Select a Syllabus
Spring 2014 - MUS 302 01
Shawn R. Reynolds
About Me
Shawn Reynolds is the professor of Oboe at Westminster College. He also serves as the oboist/English hornist in the Westminster Faculty Wind Quintet and also coaches chamber ensembles.
Shawn received a BM in Music Education from Youngstown State University (YSU) where he studied conducting with Dr. Stephen L. Gage and Oboe with Dr. Tedrow L. Perkins. Additionally he received a MM in Oboe/English horn Performance from University of Cincinnati-College Conservatory of Music (CCM) where he studied oboe and English horn with Dr. Mark Ostoich. He was also a Graduate Assistant in the music education department, where he was the isntructor of record of undergraduate woodwind pedagogy and techniques. He has participated in master classes on Oboe and English horn with renowned artists including Dr. Martin Shurring, Bert Lucarelli, John DeLancie, and Chris Philpotts to name a few.
Additionally, Shawn teaches grades 6, 7, and 8 middle school bands in the Howland Local Schools in Warren, OH and is also one of the assistant high school band directors for the Howland High School Tiger Marching, Concert, and Symphonic Bands.
Shawn has presented at several state, regional, and International conferences. He has presented at the International Double Reed Society Conference (IDRS) in Ithaca, NY as well as the Ohio Music Education Association (OMEA) all-state conferences in Columbus and Cincinnati. Additionally, he has presented at Pennsylvania Music Education Association (PMEA) district and regional conferences.
He is the principal oboist with the Greenville Symphony Orchestra (PA) and plays often with the W.D. Packard Band of Warren, OH. He has served as adjunct oboe faculty at Youngstown State University (YSU). He is in demand in the North East Ohio and Western Pennsylvania regions as an oboist and English hornist.
Previously Shawn has served as the principal and 2nd oboist/English hornist with the Warren Philharmonic (OH), 2nd oboist with the SORG Opera Company and has also played with the Kentucky Symphony Orchestra, the Youngstown Symphony Orchestra, and was English horn soloist on Copeland's "Quiet City" during the 2007 season of the Youngstown Symphony Orchestra. Shawn was also a member of the substitute list for the renowned New World Symphony of Florida. He can be heard on recordings with the Youngstown State University Symphonic Wind Ensemble and Faculty Winds under the direction of Dr. Stephen L. Gage on the Naxos Label.


text:
The trailer is awesome. It really grabs you and brings you into the universe of oil rush. It does a much better job of that than playing mindless skirmish matches.
However, exactly as I predicted before this game was released, the campaign so far is underwhelming. It would take 1 - 2 years of intensive production to crank out a campaign of Starcraft 2 or Red Alert 3 quality. If they can't match that quality, it isn't worth it to me. And it looks like they won't even come close.
Edit: I still might find the mechanics compelling for a while, to play multiplayer or whatever, but I get bored of plot-free skirmishes against the AI very quickly, and multiplayer RTS isn't all that interesting to me either. The only way I could really appreciate the mechanics would be if the campaign drew me into it. But the campaign is average for an RTS, and most RTS campaigns are pretty bad.
Let's put it this way: not all games in the C&C series have had a particularly good campaign, but overall, C&C campaign storylines are what I'd call "above average" for an RTS (Red Alert 3 was extra-awesome imho). Starcraft 2 is pretty much the epitome of fantastic RTS campaigning. If Oil Rush's campaign could come even close to one of the less interesting C&C series campaigns (say, C&C 2), I'd still love it.


text:
A resource for reliable information about significant people, places, events, and things in Minnesota history.
"Government ship canal during a storm, Duluth, Minn." Postcard c.1910.
Official Governor's Portrait of Adolph Eberhart, 1917. Painted by artist Arvid Nyholm.
Governor and Mrs. Adolph Eberhart with their children, 1914.
Governor Burnquist with officers of the Minnesota Home guard and Motor Corps, c.1918.
Governor David M. Clough, 1895.
Political poster with slogan, "Governor A.O. Eberhart will open his campaign for re-election," 1914.
Governor J.A.A. Burnquist with members of the Minnesota Home Guard and the Motor Corps, c.1918
Governor John A. Johnson, c.1909.
Postcard with photograph of Governor John A. Johnson, 1907. Photograph by Francis L. Wright.
Governor John A. Johnson, c.1907.


text:
Coreopsis is loosely based on/set within the MMORPG world of Guild Wars. This is an independent fan effort and opinions expressed here, do not necessarily reflect those of creators the game.
Add a Comment: Log In or Register to post a comment! It's free!
Tooncast this comic on your own website by copying and pasting this code snippet:
<script language="javascript" src="http://www.webcomicsnation.com/tooncast.php?series=Coreopsis"></script> |


text:
in fact a fx4000 is a 8core cpu.... but only 4 cores can be used directly by the thread scheduler if the workload is Integer and not SIMD and not floating point.
the corei3 is a 8core cpu to but only 2 cores can be used directly by the thread scheduler
an intel 2600 is a 16core cpu emulating a 4 core.
the bulldozer fx8000 is also a 16 core cpu.
but the people count the windows system monitor.... and in the system monitor there is only 4 cores for the fx4000 or 8cores for the fx8000
Faster single theating speed by out-of-order FAKE singlecore emulation is just bulldshit bingo for the poor mindless people.
Intel for example lose up to 60% theoretical speed only because they prefer to fake singlecore speed.
if you compare a Intel 2600 to an REAL in-order-16-core-cpu the intel 2600 LOSE! in speed per WATT usage.
Thats why the smartphone company prever ARM cpus because ARM cpus are REAL cores means no "fake" and REAL in-Order-cpu architecture and not out-of-order
you can only burn power on Desktop-PCs and Servers... on notebook and smartphones its just stupid.


text: Japanese Koryu submarine kit with homemade piston tank, motor, piston tank controllers, speed controller, bayonet ring and appendages fabricated and installed. Also includes battery, prop shaft, prop, vacuum-formed clear canopies, tech-rack frames, periscope, torpedo detail parts, and a CD with general arrangement drawings and photographs of the prototype. This kit was purchased second-hand and all the work was completed by the previous owner. Asking $275.00 or best offer plus shipping. Will accept Paypal if buyer adds 3% to cover fees. The last 5 photos show a completed build. Approximate length of the hull is 52".


text:
Blake Shelton – Home for the Holidays
Enter to win!
One Grand Prize Winner will receive:
- 2 roundtrip airfare tickets good anywhere in the continental United States
Select Qualifying Winners will receive
- Blake Shelton Cheers It's Christmas CD, Blake Shelton Fully Loaded Greatest Hits CD and a Blake Shelton Christmas Ornament
You can also purchase 'Cheers It's Christmas' right here.
Ends: Wednesday December 5 at 10:59PM CST


text:
Top Definition
Metamorsolace is best described as that crazy shit you cook up in your head to make you feel better after breaking up with someone. For instance, when friend's say shit to console you like "everything happens for a reason," thinking that their shit is original and a magic cure for your sorry, lonely, single ass; YOU, in turn, begin to come up with your own metaphors for describing your misery. It is in this process, that by bullshitting yourself, you manage to make yourself believe that something out of your control is the reason why you got dumped. i.e. "life is a journey, not an endpoint......sometimes there are potholes on the path, but there's still a path." Usually this thought process occurs most often while drinking (like me now) and it provides a momentary vacation from your single-life reality which is more appropriately described as pathetic. (excuse me miss, I'll have just one more beer thanks.)
Therapist to patient: "I'd like you to try and metamorsolize your feelings and get that shit out. Just let it out. Tell me about that crazy bitch that ruined your life but refer to her as a pothole on the road of life and this happened for a higher reason"
Friend to Friend: "I joined a yoga class!" Friend back to Friend "Fuck off, I'm in metamorsolace right now you insensitive prick"
Friend to Friend: "I joined a yoga class!" Friend back to Friend "Fuck off, I'm in metamorsolace right now you insensitive prick"
โดย Row Bear
26 เมษายน 2013


text:
Web Content Viewer (JSR 286)
Actions- ${title}
Web Content Viewer (JSR 286)
Actions- ${title}
Web Content Viewer (JSR 286)
Actions- ${title}
Information Regarding Horse Slaughter
Applications Federal Inspection Equine (July 3, 2013 PDF only)
Constituent Update (Jun 28, 2013 PDF only)
Update on a grant of inspection to a horse slaughter establishment and related materials as well as other items of interest.
FSIS Directive 6130.1 (Jun 28, 2013 3013; PDF Only; 9 pp PDF only)
Ante-Mortem, Postmortem Inspection of Equines and Documentation of Inspection Tasks
FSIS Final Response to Petition (Jun 28,2013 PDF only)
Petition Submitted by Shiff Hardin LLP (Apr 6, 2012; PDF Only)
This Chemistry Laboratory Guidebook contains test methods used by FSIS Laboratories to support the Agency's inspection program, ensuring that meat, poultry, and egg products are safe, wholesome and accurately labeled.
The Guidebook contains methods for the analysis of food composition, food additives, nutrients, veterinary drug and pesticide residues. Methods are designed to provide analysts with written documentation to facilitate training, performance, quality assessment, and interpretation of data.
The contents of this Guidebook are continuously revised and updated. Future updates will include other methods previously published in the printed version of the Guidebook, which is no longer available for distribution.
The following are updates:
Filename | Method Number | Title | Effective Date |
CLG-AMG2.pdf | R01b | Screening and Confirmation for Aminoglycosides by LC-MS-MS | Feb 27, 2013 |
CLG-CAM1.pdf | R08a | Screening for Chloramphenicol by ELISA | Apr 15, 2013 |
CLG-PST5.pdf | R33d | Screening for Pesticides by LC/MS/MS and GC/MS/MS | Apr 15, 2013 |
CLG-MRM1.pdf | R45 | Screening and Confirmation of Animal Drug Residues by UHPLC-MS-MS | Apr 15, 2013 |
CLG-PBZ3.pdf | R26 | Screening of Phenylbutazone Residues by ELISA | May 15, 2013 |
CLG-TOX1.pdf | R48 | Identification of Poisons and Toxins by GC-MS | May 5, 2013 |


text:
Reach hundreds of thousand of potential buyers who visit bidorbuy every month. List your property for sale now!
Which trends are going to look good on you and what do you need to be seen in Fashion
Let 2015 be the year you spruce up your kitchen. We suggest a few products you need to make that happen.
The return of the start button - Windows 10 has been announced by Microsoft. Will it resolve all of its previous flaws or will it remain the same?


text:
Additional Categories:
Mfg.: Wells Models: Wells SS-4D, Wells SS4D
**Please Note: This item is designed and approved for installation into metal countertops ONLY. Description: This is a Wells built-in single 4 qt. hot food well. It can hold 1 - standard 4 qt. insert and has a drain and an infinite control. MODEL: SS-4D STANDARD FEATURES: The tubular element, located under the warming pan, allows for quick and efficient heating. Infinite control is housed in a remote, oval panel with a guard ring to help prevent accidental temperature changes. Warmers have a high-limit thermostat, which prevents unit overheating. Models are manufactured with 1/2" drain. Warmers are designed for wet or dry operation. "Wellslok" allows for quick and easy installation in stainless steel countertops. The SS-4D Warmers are Underwriters Laboratories, Inc. Recognized and meet NSF International and Canadian standards. A two-year warranty on parts and one-year warranty on labor.
There are currently no reviews for this item. Be the first to write one.


text:
hey guys,
With out dragging this story out too long here it is.
Today at work a guy I know "Chuck Sanders" comes over to talk to me with another guy I never met "George", Chuck ask me if I had lost anything lately at a local pond here in St.Louis. Jokingly I said yes a model sub, knowing Chuck knew I had built and ran them. He turned to George and said tell him what you pulled out of the lake yesterday, he said a 6' model sub, I came clean and said well its not mine.. After some discussion with him this sub sounded familiar, humm. let me make some phone calls and I will get back to you. He left his name and number on my workbench and I got on the computer and looked up the St.Louis Admirals web site, and I then saw how Jim's last name was spelled. I grabbed a phone book looked up Jim's phone number, gave him a call and said: Hey Jim, Jeff Jones here from the subcommittee, did you loose your sub??? Yes I did Jeff, well guess what Jim, I know who has it!!!!! And there you go,
Jim Schwinkendorf was driving up from Pacific Mo. at 4:00 this afternoon to meet with George and get his Engle Fleet Boat back ..... I am not really sure, but I bet this don't happen to a guy everyday.
One more note, the guy that actually pulled the sub out of the water with his fishing pole said he didn't want the thing, and ask George and his son if they did, he said yes and took it home. OK Jim, when you see this, let us know how it turned out.. thanks Jeff Jones


text:
Database title: | Academic Video Online |
Database URL: | http://0-vasc.alexanderstreet.com.lrc.cod.edu |
Database description: | Academic Video Online is a collection of full-length streaming videos. The disciplines/collections included in Academic Video are: American History, Counseling & Therapy, Dance, Education, Ethnography & Archeology, Opera, Theater, World History, Area Studies, Art & Architecture, Business & Economics, Politics & Current Affairs, Ethnic Studies, Health & Health Care, Criminal Justice & Law, World Languages & Literature, Philosophy & Religious Studies, Psychology, Science, Women & Gender Studies. Also included in the subscription are full transcripts of each video program that are keyword searchable, easy playlist and clip making functionality, permanent embeddable URLs for easy use in online courses. |
Coverage start year: | None specified |
Fulltext: | Yes |
Abstracts: | Yes |
Citations: | Yes |
Available off-campus: | Yes (with valid C.O.D. Library card) |
Usage limit: | None |
Vendor: | Alexander Street Press |


text:
order by phone... 1-800-828-4548
order by item number...add items to my cart
Browse more:
The finest pure white bristle, interlocked construction and a long natural flag are the hallmarks of the Interboro brush line. Excellent for heavy-bodied oil and acrylics, they feature a long gold-plated seamless ferrule.
Hint — click a thumbnail to enlarge.
Please select one of your Lists or create a new List.
Your cart is currently empty.
® Dynasty is a registered trademark of FM Brushes.


text:
I just recently started taking the drug, 25 mg. at bedtime and am amazed at the quick response. I sleep solidly through the night and wake up rested. It has been years since I have been able to sleep more than 2 or 3 hours at a time. My incontinence is also improved, as I don't have to get up at night at all, and the bladder pressure is greatly improved. So far, the dark thoughts that included suicide are gone. I take Metamucil/Miralax (store brands of both) daily in a "cocktail" that my Gastro doctor told me about. One scoop of Metamucil, one cap of Miralax mixed together in 6 oz. of cold water. You will be amazed how quickly your constipation problems disappear. Also, cut Aspartame (blue Equal packets) from your life and there will be great improvement in your health. I almost did myself in by drinking Diet Coke with Aspartame in it. I now use Diet Coke with Splenda. Good luck to you.
I take 150 mg of generic imipramine hycrochloride nightly. I've taken imipramene for depression for 35 years. During that time I stopped taking it four or five times for brief periods (3-9 months)at doctors' directiion to try other anti-depressants. None work for me but imipramine. I now take it at bedtime. In addition to relieving depression, it helps me sleep. The only side effect is occasional drymouth.
This medication may have been starting to help ease my symptoms of insomnia and racing heartbeat upon waking up in the morning but as soon as I increased my dose, I broke out in hives and my throat started closing up. It was an allergic reaction that had been happening, not side effects(nausea, upset stomach, etc...).
which is removed by the tofranil. my dosage is 50 mg at bedtime. minor sedation not a bet issue. but i helps alot in the morinig. awaking is very beautiful and for the first time in my life i am awaking so fresh in my life. ... i would try to discuss these sideffects and new outcoms of this med wity my psychiatrrist. for hte last two days i also have strated taking 5 mg ritalin with it. its super combination. i like it.but constipation is much exaggarted....OH pain in my ass..... sorry my msg consists of more then one messages plz...view by most recent and bottom to top .. to read it complete.
ourth is that it has strange and bizare interactions with other medicines. only if the constipation part is removed and the memory part is not affected/compensated in someway , this medicine is a panacea for me. beleive me its the most effective antidep . and this is the only antidep with which i have so sweat memories and sweat ideas thinkings and very very intersting ideas. comes to my mind . it greately greatly improes mood. nothing is so close to this antidepp. comparing to all ssir.snri(effexor) i would say to give it a try and since it has very little effect on sex at times it gives me ritalin like stimulation (sex wise) . it did not give me any sorta derealization. infract i have discovered that i have by default the derealiziton in me.
second major problem/ineffectiveness is that it doesnt improves concentration .. thoug it helps u stay on task for a really long long long time without any distractions and headachs(which is not possible with ritalin/bupropion or anyother ) so mostly the lack of concentration is compensated/equalled by the aforementiond effect but at times concentration is extremely important ... and i due to its ineffectivens in improvng conentrtaion i could not complete my paper in time... third major problem is that it REALY DESTROYES memory.
oh i forgot to mention the side effects most horrible is constipation . at times it is there but most of the times it is not present. but when it is present it is very severy . and i have to apply/exert a lot of pressure to eject the shit out of me and the fuck comes out in very big big and solid pieces it has virtually dilated/opened/stretched my anus/arse hole... when i mary my wife will call me a big big gay .. i have at times blood with my feaces.
imipramine is the magic pill . it is the first andidepresent that exceletly tackels al my anxiety related problems .it was/is more effective then ritalin in increasing attention span. it makes me much effective in tolerating and reacting to bad moments. no outburst rather so sweet ideas float in my mind.i have taken it for 2 months now i am considering leaving it because its sideeffects are simply not tolerable. (considering going to nortrip .. unfortuanly desipramin/atomoxetin.dexedrine/concerta/amphetamine/clonidine/guanfacine/protriptlyne/cylert etch are not available here in this part of the world..for adhd only 2 things bupropion sr and ritalin instant release (only one brand) .. )..
only used for 4 weeks so left it as i am an undergraduate student cant afford the sideffects. took effexor . it was hell for me brauxism headache derealization anger rager irregular heart beat. left it after 3 days . then bupropion .the first one which helpd with concentraiton. gave a lot of agitation irregular heartbeats much anxiety so i took it with escitalopram . this was an excellent combination for all of my above mentionoed problems unfortunately after 4 months my memory was very poor i could nt concentrate so i left it. ritalin was the only medicine that worked for adhd. but could nt get it prescribed for a long time . then comes imipramine and nortriptyline. nortrip was ok. but unfortuantly dont konw why i didnt stayed on it for longer apparently no side effects.
i am 24 yrs . suffering ADD and GAD,Social Anxiety.Premature ejaculation and impotence. may be minor depressions. in the past 4 years i have been on virtually any antidepressent . i have taken each and every ssri . sertraline gave me extreme nightmares and constipation ,fluxotene derealizations and loss of memory and concentration. minor help with premature ejaculation . good for depression .paroxetine excellent for premature ejaculation rather i woud say superb. but it caused me extreme derealizations and desensitization. i could not feel any pleaser in any activity. memery was extremely destroyed .


text:
Jado Factory Blowout Sale - Lowest Prices Available on Industry Leading Products
Product Features:
- Single-post toilet paper / tissue holder
- Constructed of solid brass - providing a lifetime of durability
- Superior finishing process - resistant to rusting and corrosion
- Bathroom accessories from Jado are built to function flawlessly and last a lifetime
- Concealed mounting hardware makes for a clean, elegant appearance
- Roller Width: 6-1/8"
- Holder Height: 3-3/4"
- Depth (From Wall): 3-1/4"
- Ultra-secure mounting assembly
- All hardware required for installation is included
Additional Jado Links
This Jado item can also be referenced by the following color/finish specific model #:
- Jado 031145.144*
Brushed Nickel - Jado 031145.150*
Platinum Nickel - Jado 031/145/100*
Polished Chrome - Jado 031145.355*
Ultra Steel
*Discontinued model or finish
More Than Just a Store - Your Reasons to Shop
Discover the best online deals for the 031/145 and everything else for your home from the leading online home improvement store.
We're committed to providing you with the best assortment of Jado products with over 400 warehouses across the country.
Our knowledgeable product specialists work to bring you the best prices on every product and provide unmatched customer service. Your satisfaction is our highest priority!
Manufacturer Resources
Installation Resource Center
Whether you are installing the product yourself or hiring a professional, our installation Resource Center has everything you need to get your project done. Visit the Installation Resource Center to get started.


text:
Vendee Fashion Jewels is a brand launched by Kabir Jewels Pvt. Ltd. and established in the year 1999. It has over a decade of experience in Fashion Imitation jewellery. Vendee has come up with a fresh range of contemporary, ethnic and traditional designer fashion jewellery to win your heart. This range of Indian imitation jewellery includes beautiful jewellery for weddings and other celebrations and parties. Their designer fashion jewellery compliments a wide range of attires. Disclaimer: Please note the product colour may differ from the colour shown in the photo.
Ask your Question :
Question Type :
Nick Name :


text:
Should there be standard protocols for how researchers attempt to reproduce the work of others?
Should there be standard protocols for how researchers attempt to reproduce the work of others?
Sabbaticals are one of the perks of the academic life. They may seem daunting to implement, but the time away could prove invaluable to your career.
How to make your lab less like a factory and more like a family
Young researchers who left the academic path to transform their bright ideas into thriving companies discuss their experiences, and how you can launch your own business.
Six myths about job and salary negotiations and how they may hinder your ability to bargain effectively.
Advice on authoring a textbook, popular nonfiction, or even a novel
Will life-science researchers embrace the online tools for networking?
Scientists share their experiences weathering extremely stressful events without letting their careers get completely derailed.
How to run an efficient and creative lab without micromanaging


text:
call out www.yu.edu
Sorry, the page you are looking for cannot be found or has moved. Frustrating, I know. Please try visiting the home page or using the search box at the top of this page.
Please use the navigation structure above to find the page in our new web site design.
Want to speak to someone directly? You can email us or use our Contact List.
Please fill out the form below to submit any feedback, comments or concerns.
Close this window


text:
Remember that Walden's Title IV Code is 025042.
In partnership with the American Chamber of Commerce of T&T, you may be eligible for a 25% tuition reduction* when enrolling as a new Walden student in any degree program.
When you learn online with Walden, you have access to a dynamic learning experience that exposes you to real-world scenarios presented by faculty who are experts and practitioners in their fields. Throughout your coursework, you will explore the latest theories and best practices in your industry and be able to put your new knowledge to work immediately in your organization. Thanks to our engaging online learning model, you can learn on your schedule and participate in classes on a weekly basis whenever it's convenient for you.
To learn more, continue reading below, fill out the form to the right, or contact your Walden representative Kelly Bute-Seaton at 876-461-7558 or email@example.com.
*Only one tuition-reduction benefit may be applied to tuition.
Many countries have their own accrediting bodies, and degree recognition differs from country to country. Prospective students who reside outside of the United States are advised to review accreditation requirements for their own country to confirm recognition of their Walden program of choice.
Email Kelly Bute-Seaton today or give her a call at 876-461-7558.
Walden offers many degree and certificate program options that can help your employees move ahead in their career, no matter where they are on their educational journey. Choose the program level of interest from the list to the right and start exploring your options.
Gain the knowledge and skills you need to advance yourself and your career when you enroll in one of our bachelor's degree programs. At Walden, you can choose from:
Focus your learning on a specific area of interest with one of Walden's certificate programs. At Walden, you can choose from:
Earning a doctoral degree can take you to the highest level in your profession. At Walden, you can choose from:
With a master's degree, you can go beyond the basics to become an expert in your field. At Walden, you can choose from:
Walden also offers the following programs specifically designed for educators.
Walden University is an accredited institution that has been serving the higher education needs of working professionals for more than 40 years. The university promotes lifelong learning by offering bachelor's, master's, and doctoral degrees online in areas of study ranging from health and education to management and public administration. It is distinguished by high academic standards, experienced faculty, and a rigorous curriculum. Using an array of technology, the university delivers an online education experience when, where, and how students need it. Walden programs help students achieve their goals so that, as graduates, they can help advance the lives of others.
Accreditation is a mark of quality. Walden has been accredited by The Higher Learning Commission (HLC) since 1990. The HLC is a commission of the North Central Association, one of the six regional accrediting associations recognized by the U.S. Department of Education and the Council for Higher Education Accreditation.
Walden also holds specialized accreditations from the National Council for Accreditation of Teacher Education (NCATE), the Accreditation Council for Business Schools and Programs (ACBSP), the Council for Accreditation of Counseling and Related Educational Programs (CACREP), the Commission on Collegiate Nursing Education (CCNE), the Project Management Institute (PMI)® Global Accreditation Center for Project Management Education Programs (GAC), and ABET.
Walden University provides a diverse community of career professionals with the opportunity to transform themselves as scholar-practitioners so that they can effect positive social change.
Walden University envisions a distinctively different 21st-century learning community where knowledge is judged worthy to the degree that it can be applied by its graduates to the immediate solutions of critical societal challenges, thereby advancing the greater global good.


text:
So, you think you know a lot about éS Footwear? Well, we just posted a little History Quiz on the subject that will challenge even the most seasoned vets and insiders. It will make you laugh, for sure, and maybe even cry, or at least scratch your head. So, go ahead and take the quiz and see how well you do.
The winner gets a special éS History Gift Pack full of lip-smacking, finger-lickin'-good éS memorabilia; one pair of éS shoes and one complete éS apparel outfit that is currently available on our Web site. The contest ends on September 7, 2005, so you better hustle!
- Myspace


text:
Video Library
Podcast Library
Classes & Events
About Us
Community Blog
University & Colleges
Contact Us
Search Videos:
Browse By Video Topics:
-- Video Topics --
Patient Stories
Alcohol and Drug Dependency
Allergies and Asthma
Ashley River Tower
Children's Health
Cosmetic Surgery
Dermatology/Skin Problems
Diabetes, Endocrinology and Metabolism
Digestive Health
ENT: Ear, Nose & Throat Health
Eye Health
General Health and Wellness
Heart and Vascular Health
Infectious Disease
Lungs and Breathing
Men's Health
Mental Health
MUSC In the News
MUSC TV Commercials
MUSC- Changing What's Possible
Neurological Health
Organ Transplant
Patient Stories
Physician Profile
Pregnancy and Childbirth
SC Health, Leadership and Policy
Sports Medicine
Weight Loss Surgery
Weight Management Center
Women's Health
Why We Delivered Our Babies At MUSC- Team Approach
Employees of MUSC discuss why they chose to deliver their babies at MUSC Women's Health, including the great care they received from the entire Labor and Delivery team.
Download Video
Have a Health Question?
E-mail Med-U-Nurse >>
Request an appointment online >>
Health Topics
Show Related Podcasts
Show Related Health Topics
Loading. Please wait...
Patient Stories Videos
"Miracle Boy" - Stephen Brown's Story
By all accounts, 19 year old Stephen Brown is a walking miracle. He suffered cardiac arrest and had no pulse...
18 Year Old Receives Heartmate II at MUSC
18 year old Asha Wilson's heart failure had reached a point where she was bedridden and dangerously close to dying....
A.J. and Rebecca Clay's Dramatic Weight Loss Story
At a combined 695 pounds, A.J. and Rebecca Clay of North Charleston, SC were both morbidly obese and headed down...
An Esophageal Cancer Patient Shares Her Story
Esophageal cancer patient Harriett Delaney discusses the wonderful, compassionate care she received at the MUSC Hollings Cancer Center....
Ann's Breast Cancer Story
Ann's Breast Cancer diagnosis led to research allowing her to help Change What's Possible at MUSC.
Annie Stone talks about her breast reconstruction at MUSC
Annie Stone talks about her breast reconstruction at the Medical University of South Carolina.
Aortic Valve replacement at the Medical University of South Carolina
David Byrne, a 38-year-old teacher, coach and father of young triplets, was born with a heart valve defect. When his...
Bladder Exstrophy: Ethan's Story
Bladder Exstrophy affects one in thirty thousand children each year. At the Medical University of South Carolina Dr. Andrew Stec...
Bob's Atrial Fibrillation Story- Changing What's Possible In Arrhythmia Care
Bob Lurie found his episodes of atrial fibrillation very scary, making it difficult for him and his wife Jane to...
Bridget's Heart Story
A week after her second son was born, Bridget Dickey woke up feeling breathless. Her husband urged her to see...
Changing What's Possible for Children with Neuroblastoma
Dr. Kraveka of MUSC Children's Hospital is helping to Change What's Possible for children suffering from neuroblastoma. With the only...
Chest Pain- Fenton Miller's Story
Since 2004, Fenton Miller has had significant heart problems due to coronary artery disease. Since then, he and his wife...
Cliff Beilke's Leukemia Story
The Beilke Family received devastating news in 2008, when son Cliff was diagnosed with leukemia. Though it took their lives...
Cochlear Implants- One Family's Journey To Help Their Baby Hear
Little Keller Dowdy lost his hearing after developing bacterial meningitis early in 2009. His parents made the decision to have...
Cynde Brown talks about her breast reconstruction at MUSC.
Cynde Brown talks about her breast reconstruction at the Medical University of South Carolina.
Dakota Seabrook: A Second Chance
Painful crises make it hard for children with sickle cell disease (SCD) to lead a normal life. Bone marrow...
Dan and Kerri's Weight Loss Surgery Story- 293 Pounds Lost
Dan and Kerri were both dangerously overweight- with numerous health problems. Kerri was told her weight was keeping her from...
Daughter Of A Stroke Patient Speaks About The REACH SC Program
When Latisha Sheppard Bey's mother had a stroke in Georgetown, Latisha was concerned that stroke experts at MUSC were an...
David Race, MUSC TAVR Patient
At MUSC Health's Heart & Vascular Center, heart valve surgeons were the first in South Carolina to perform the minimally...
Donna's Stroke Story
MUSC's clot busting treatment reversed the effects of Donna's stroke.
Double Lung Transplantation at MUSC: Jimi's Story
In 2011 MUSC patient Jimi Beauston was diagnosed with idiopathic pulmonary fibrosis (IPF), a progressive lung disease. Within a year,...
Dylan's Story- Pediatric Surgery
Kristyn's and Adam's son's birth was supposed to be normal and right on track. Unfortunately, that wasn't the case when...
Eli's Ear Tube Surgery - A Parent's Perspective
Follow little Eli as his parents, Sarah and Dylan, decide to have him undergo ear tube surgery to help relieve...
Epilepsy Patient- Mary Catherine's Journey
Mary Catherine Gill has suffered from frequent seizures since she was in college. Fed up with the toll it was...
Fatal Birth Defect- A Mom Shares Her Story
At a routine 20-week ultrasound, Layna Stafford and husband Matt found out there was a potential problem with their baby...
Gamma Knife Center At MUSC - Saving Lives and Helping Patients
Hear how MUSC's Gamma Knife Center is offering help and hope to patients with brain tumors and neurological issues such...
Gerard's Heart Valve Surgery Story
The South Carolina Heart Valve Center at MUSC is the only program in the state dedicated to the comprehensive treatment...
Heart Transplant- Bob Ward's Story
24 year old Bob Ward was diagnosed with a genetic disorder called Wolff Parkinson White syndrome that caused his heart...
Heather's Stroke Story: Changing What's Possible
Two days before her 38th birthday, Heather Morrill, a mother of three, a wife and a veterinarian in the Charleston...
Hollings Cancer Center Patient Story
Harriet DeLaney was treated for esophageal cancer at the MUSC Hollings Cancer Center. Harriet talks with her sister about...
Holly Bell-Victor talks about her breast reconstruction at MUSC
Holly Bell-Victor talks about her breast reconstruction at the Medical University of South Carolina
Howard's Story
Battalion Chief Bazemore of the Charleston Fire Department shares how MUSC changed what he thought he knew about hospitals....
Islet Cell Transplant Surgery at MUSC Offers New Hope to Chronic Pancreatitis Patient
Sara Gibbins of Myrtle Beach, S.C., describes her progress since having islet cell transplant surgery at the Medical University of...
James Anderson's story: How a minimally invasive procedure reversed his stroke
James Anderson will celebrate his 65th birthday participating in the Cooper River Bridge 10K Run. This is a great goal...
John Coccaro
John needed a hip replacement, but his orthopedic surgeon wanted him to have bariatric surgery to lose weight before the...
Linda's Story
After many surgeries and a diagnosis of type 2 Diabetes, Linda and her primary care doctor discussed bariatric surgery as...
Local Attorney Has A Heart Attack While Running The Cooper River Bridge Run
Steve Aceto was signed up for the Cooper River Bridge Run 10K in Charleston, S.C. with an 8 minute mile...
Lorcan Lucey, Double Lung Transplant Patient Story
Lorcan Lucey is a successful mortgage broker who has completed marathons and climbed mountains. In 2007 he was diagnosed with...
Lydia Johnston
Lydia weighed 377 lbs. before bariatric surgery at MUSC Health. She had tried various diets but nothing was successful...
Melanoma Survivor Speaks
Melanoma survivor Deana Nash shares her story -- from her initial cancer diagnosis by a community physician, to her treatment...
MUSC Children's Hospital- Offering The Best and Most Advanced Pediatric Care
Kristyn and Adam were expecting to have a healthy baby. When Dylan arrived, they were shocked to find out...
MUSC Heart & Vascular Center: Tony's Story, Part 1
In 2012 MUSC patient Tony Skatell experienced sudden cardiac death at age 59. A family history of heart disease had...
MUSC Heart & Vascular Center: Tony's Story, Part 2
In 2012 MUSC patient Tony Skatell experienced sudden cardiac death at age 59. Thankfully, he received CPR at the scene...
MUSC Helps Iraq War Veteran Recover From Brain Injury
Matthew Smith came back from active duty in Iraq, and suffered a traumatic brain injury from a motorcycle accident. He...
MUSC Heroes
Meet 3 people who are MUSC Heroes because they decided to participate in research studies, potentially helping others in the...
MUSC performs state's first TAVR surgery on 91-year-old aortic stenosis patient
91-year-old Henry Brawner had inoperable aortic stenosis (narrowing of the aorta), and was quickly losing the ability to perform everyday...
MUSC Treats Haitian Hotel Owner And Activist Richard Morse
Richard Morse, a hotel owner, activist and founder of the Haitian band RAM, talks about his days after the devastating...
MUSC using new magnetic device to treat severe reflux (GERD)
MUSC patient Max Inman was one of the first in South Carolina to be treated with the LINX Reflux Management...
MUSC's Level I Trauma Center: Nick Collin's Story
In Aug. 2012 Nick Collins was thrown from a car and run over by a box truck, crushing his pelvis...
MUSC's MEDUCARE and Stroke Teams: Saving Lives Across South Carolina
Mr. Jimmie Wooten, a bailiff in Hampton County, South Carolina suffered a stroke while at work on July 19, 2011....
MUSC's Spine Center Changing Lives
Jason Schroyer, a volunteer fireman and EMT from Hampton County had developed Scheuermann's Disease. He was told there was nothing...
MUSC's Stroke Center: Dr. James B. Edwards' Story
Dr. James B. Edwards, former governor of South Carolina and past president of MUSC, fell at home early one morning...
My Colonoscopy: From Beginning to End
If you've ever wondered what is involved with having a colonoscopy, including prep, procedure and recovery, watch this video. Follow...
My First Trimester Screening
The first trimester screening is an optional test that pregnant women can have between weeks 11 and 13 to detect...
My Glucose Screening - Testing for Gestational Diabetes
Meredith is 24 weeks pregnant and getting ready to have her glucose tolerance test. Meredith's OB/GYN, Dr. Margaret Villers talks...
My Hip Replacement Surgery - Gary's Story
Follow patient Gary, as he goes through hip replacement surgery at the MUSC Musculoskeletal Center. Dr. Harry Demos discusses what...
Pectus Excavatum- Sam's Surgery Story
12 year old Sam Lemon is getting ready to undergo minimally invasive surgery for pectus excavatum, also known as the...
Preparing For Birth During Final Weeks Of Pregnancy
Meredith is 37 weeks pregnant and getting ready to deliver her baby boy any day now. She and her husband...
Ronshella White talks about her breast reconstruction at MUSC
Ronshella White talks about her breast reconstruction at MUSC's Advanced Breast Reconstruction Program.
Stroke- Courtney Quattlebaum's Story
While at a party with friends, Courtney went to take a sip of wine and suddenly found that it was...
Terry Ikner- Leukemia Patient
Terry Ikner was diagnosed with AML APL Leukemia in March of 2009. Hear her story on how she was diagnosed,...
Tomotherapy- Bob Markisello's story
When Bob Markisello was diagnosed with tongue cancer, he sought a second opinion at the MUSC Hollings Cancer Center. Hear...
Weight Loss Surgery - Mayor Keith Summey
North Charleston Mayor Keith Summey talks about his decision to have gastric bypass surgery at MUSC, how much weight he...
Why We Delivered Our Babies At MUSC - Expertise
Employees of MUSC discuss the expertise at MUSC Women's Health and why they chose to deliver their babies here, instead...
Why We Delivered Our Babies At MUSC- Team Approach
Employees of MUSC discuss why they chose to deliver their babies at MUSC Women's Health, including the great care they...
Recent Videos
Eric J. Belin, M.D. Physician Profile
Dr. Belin's clinical interests and expertise include adult and pediatric scoliosis, kyphosis, early onset scoliosis, congenital scoliosis, spondylolisthesis, degenerative spine...
Autumn L Edenfield, M.D. Physician Profile
Dr. Autumn Edenfield joined MUSC Women's Care as an Urogynecologist in 2014. Dr. Edenfield graduated undergrad from Duke University. She...
MUSC's Advanced Fetal Care Center
Dr. Sinai Zyblewski, Director of Fetal Cardiology at MUSC Children's Hospital, and Dr. Jill Mauldin, Medical Director of MUSC Health...
Neonatology Specialists at MUSC Children's Hospital Improve Outcomes
It takes a state to save a critically ill newborn. MUSC Children's Hospital neonatologists and other providers collaborate with their...
MUSC: What Disease Wants (extended version)
This is extended version of What Disease Wants telehealth campaign commercial, it tells the story of disease preventing patients from...
MUSC: Year In Review
The MUSC Health Year in Review 2014 (MUSChealth.org/YIR2014) reports on clinical and research innovation, new tele-services, and quality initiatives at...
MUSC: Glad I Asked - TV Commercial
The Medical University of South Carolina TV commercial showing patients and their families sharing why after exploring their health care...
Pediatric Emergency and Critical Care Telemedicine
David McSwain, M.D., explains and demonstrates the value of telemedicine when consulting real-time with rural and community emergency departments across...
Jon McGough, M.D. Physician Profile
Dr. Jon M. McGough is a board-certified internal medicine physician. His clinical focus is primary care. His interests include: treatment...
Telemedicine at MUSC: Bringing Specialist Care to the Patient
Page Last Updated : 05/03/2015
privacy statements
press room
find a doctor
site map
2015 Medical University of South Carolina
We subscribe to the HONcode Principles
Verify Here


text:
searchpremium serviceseventsonline directoryresourcesadvertisingcustomer care |
Markets :: Basic Chemicals :: Petrochemicals :: Ethylene Westlake 3Q earnings up 28% on lower costs and higher volumes2:54 PM MST | November 8, 2012 | Clay Boswell Westlake Chemical Corp.on Thursday reported net income for the third-quarter of $87.0 million, a 28% year-over-year (YOY) increase, despite lower sales, which fell 15% to $821.2 million.... This information is only available to Chemical Week subscribers. Forgot your user ID or password?
Not an IHS Chemical Week
Connect with IHS Chemical Week |
Our related sites |
contact us | about us |
customer care |
privacy policy |
sitemap |
Copyright © 2015 IHS, Inc. All rights reserved. Reproduction in whole or in part without permission is prohibited. |


text:
COMP Cams#249-4508-1Stud Girdle Adjustment Nut |
Comp Cams Rocker Arm Polylocks offer the ultimate in strength and locking force. They are precision ground for minimum runout and tapered for extra strength in the locking area. Special alloys in the polylock ensure quality and durability not found in any other competitive products. High Energy and Magnum Polylocks are best suited for moderate lift and spring pressures. Hi-Tech Polylocks are designed for all race applications.
COMP Cams 249-4508-1
Stud Size


text:
Charles Evenson
this wiki
Charles Evenson | |
Biographical information | |
Born |
Late-1800s |
Died |
1928 (killed by Edward Cullen) |
Physical description | |
Species | |
Gender |
Male |
Family information | |
Family members |
Affiliation | |
Occupation |
Soldier of World War I |
Charles Evenson was Esme Cullen's first husband. They married when she was still human. He was born in the late 1800's.
Charles was a violently unpredictable man and a very abusive husband, but his gentle exterior covered this personality from the public. He was drafted as a soldier in World War I, only to return in 1918, much to his wife's dismay. She left him in 1920 after discovering she was pregnant, not wanting her child to be raised by him. Presumably, Charles never knew of his son's existence, nor of his death shortly after birth. Also then, he most likely never knew about his wife's suicide attempt, nor her subsequent change into a vampire by the one who would later become her second husband, Carlisle Cullen.
When Edward Cullen went astray to lead a nomadic lifestyle, he dedicated himself to only killing evil doers, thinking that it wouldn't matter as long as justice was served. Charles was his first victim.
Mentioned in


text:
Don't panic! It's simple to upgrade to the latest version of one of these browsers:
Don't panic! To get the best possible experience on smithsonianchannel.com we recommend you upgrade your operating system.
Add username "SmithsonianChan" on Snapchat for fun and fascinating facts. We'll be sharing spontaneous photos and videos as inspiration strikes.


text:
See Where to buy Dove
Product Recommender Get more product suggestions from Dove. Go
Get more product suggestions from Dove.
*Dove Intensive Repair Shampoo & Conditioner system vs. non-conditioning shampoo
Unique Ways to Spend Valentine's Day Shake up the holiday with some fun and unconventional ideas inspired by our readers to celebrate the ones you love.
A Girl and Her Curl By Jess Weiner
This Real Woman Repaired Her Hair. Then, Shared!This fresh-faced, raven-haired teacher might not get frazzled by her students…Her hair, however, is another story. See what she had to say after trying Reinvented Dove Hair Care.
Click to see product sizes/quantities available


text: Microsoft maintains the older versions of those libraries. They still apply security and compatibility fixes to them. On Linux, this doesn't happen. If you don't update to the version supported by upstream, you're left with security holes and also breakage that won't get fixed for that version. Distros simply package the libs. They don't develop them themselves. Microsoft actually does develop them and has full control.


text:
Recorded: Wednesday Feb 5, 2014
TO LISTEN TO THIS PODCAST please enter or confirm your email address below:
To listen to the free dharma talks on this site, we'd like to invite you to our mailing list. After entering your email, this page will reload, and you will have instant and unlimited access to the hundreds of dharma podcasts on this site.
Episode Description: This Dharma talk, offered by Natalie Goldberg, focuses on the writing practice of haiku, particularly the haiku of Buson. Buson, a student of the great haiku master Basho, is considered one of the four greatest Japanese haiku writers. However, there is only one complete translation of Buson's haiku available in English ("Haiku Master […]


text:
Sorry, we are unable to add this product to the cart. Please try again or call customer service.
Please select the state to which you would like to have your wines shipped. If your state is not listed below, we regret we are unable to ship to you at this time.
By clicking "Verify" you acknowledge that you are at least 21 years old.