text:
Circuits and Systems I: Regular Papers, IEEE Transactions on
- Vol: 55 Issue: 1
- Vol: 55 Issue: 2
- Vol: 55 Issue: 3
- Vol: 55 Issue: 4
- Vol: 55 Issue: 5
- Vol: 55 Issue: 6
- Vol: 55 Issue: 7
- Vol: 55 Issue: 8
- Vol: 55 Issue: 9
- Vol: 55 Issue: 10
- Vol: 55 Issue: 11
- Vol: 56 Issue: 1
- Vol: 56 Issue: 2
- Vol: 56 Issue: 3
- Vol: 56 Issue: 4
- Vol: 56 Issue: 5
- Vol: 56 Issue: 6
- Vol: 56 Issue: 7
- Vol: 56 Issue: 8
- Vol: 56 Issue: 9
- Vol: 56 Issue: 10
- Vol: 56 Issue: 11
- Vol: 56 Issue: 12
- Vol: 53 Issue: 1
- Vol: 53 Issue: 2
- Vol: 53 Issue: 3
- Vol: 53 Issue: 4
- Vol: 53 Issue: 5
- Vol: 53 Issue: 6
- Vol: 53 Issue: 7
- Vol: 53 Issue: 8
- Vol: 53 Issue: 9
- Vol: 53 Issue: 10
- Vol: 53 Issue: 11
- Vol: 53 Issue: 12
- Vol: 54 Issue: 1
- Vol: 54 Issue: 2
- Vol: 54 Issue: 3
- Vol: 54 Issue: 4
- Vol: 54 Issue: 5
- Vol: 54 Issue: 6
- Vol: 54 Issue: 7
- Vol: 54 Issue: 8
- Vol: 54 Issue: 9
- Vol: 54 Issue: 10
- Vol: 54 Issue: 11
- Vol: 54 Issue: 12
- Vol: 51 Issue: 1
- Vol: 51 Issue: 2
- Vol: 51 Issue: 3
- Vol: 51 Issue: 4
- Vol: 51 Issue: 5
- Vol: 51 Issue: 6
- Vol: 51 Issue: 7
- Vol: 51 Issue: 8
- Vol: 51 Issue: 9
- Vol: 51 Issue: 10
- Vol: 51 Issue: 11
- Vol: 51 Issue: 12
- Vol: 60 Issue: 1
- Vol: 60 Issue: 2
- Vol: 60 Issue: 3
- Vol: 60 Issue: 4
- Vol: 60 Issue: 5
- Vol: 60 Issue: 6
- Vol: 60 Issue: 7
- Vol: 60 Issue: 8
- Vol: 60 Issue: 9
- Vol: 60 Issue: 10
- Vol: 60 Issue: 11
- Vol: 60 Issue: 12
- Vol: 52 Issue: 1
- Vol: 52 Issue: 2
- Vol: 52 Issue: 3
- Vol: 52 Issue: 4
- Vol: 52 Issue: 5
- Vol: 52 Issue: 6
- Vol: 52 Issue: 7
- Vol: 52 Issue: 8
- Vol: 52 Issue: 9
- Vol: 52 Issue: 10
- Vol: 52 Issue: 11
- Vol: 52 Issue: 12
- Vol: 61 Issue: 1
- Vol: 61 Issue: 2
- Vol: 61 Issue: 3
- Vol: 61 Issue: 4
- Vol: 61 Issue: 5
- Vol: 61 Issue: 6
- Vol: 61 Issue: 7
- Vol: 61 Issue: 8
- Vol: 61 Issue: 9
- Vol: 61 Issue: 10
- Vol: 61 Issue: 11
- Vol: 61 Issue: 12
- Vol: 59 Issue: 1
- Vol: 59 Issue: 2
- Vol: 59 Issue: 3
- Vol: 59 Issue: 4
- Vol: 59 Issue: 5
- Vol: 59 Issue: 6
- Vol: 59 Issue: 7
- Vol: 59 Issue: 8
- Vol: 59 Issue: 9
- Vol: 59 Issue: 10
- Vol: 59 Issue: 11
- Vol: 59 Issue: 12
- Vol: 58 Issue: 1
- Vol: 58 Issue: 2
- Vol: 58 Issue: 3
- Vol: 58 Issue: 4
- Vol: 58 Issue: 5
- Vol: 58 Issue: 6
- Vol: 58 Issue: 7
- Vol: 58 Issue: 8
- Vol: 58 Issue: 9
- Vol: 58 Issue: 10
- Vol: 58 Issue: 11
- Vol: 58 Issue: 12
The theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing.
Latest Published Articles
Concept of Node Usage Probability From Complex Networks and Its Applications to Communication Network DesignMar-27 2015
Broadband Matching Bounds for Coupled LoadsMar-27 2015
Low-Power Clock Distribution Using a Current-Pulsed Clocked Flip-FlopMar-27 2015
Synchronization in Directed Complex Networks Using Graph Comparison ToolsMar-27 2015
Sampled-Data Modeling of Switched- Capacitor Voltage Regulator With Frequency-Modulation ControlMar-27 2015
Popular Articles
Ultra-Low Power VLSI Circuit Design Demystified and Explained: A TutorialJan-09 2012
The flipped voltage follower: a useful cell for low-voltage low-power circuit designCarvajal, R.G. ; Ramirez-Angulo, J. ; Lopez-Martin, A.J. ; Torralba, A. ; Galan, J.A.G. ; Carlosena, A. ; Chavero, F.M.Jul-25 2005
A Closed-Loop Reconfigurable Switched-Capacitor DC-DC Converter for Sub-mW Energy Harvesting ApplicationsJan-26 2015
On the Minimum Number of States for Switchable Matching NetworksJan-26 2015
An adaptive impedance tuning CMOS circuit for ISM 2.4-GHz bandJul-05 2005
Publish in this Journal
Meet Our Editors
Shanthi Pavan
Indian Institute of Technology, Madras
Popular Articles (February 2015)Includes the top 50 most frequently downloaded documents for this publication according to the most recent monthly usage statistics.
1. Ultra-Low Power VLSI Circuit Design Demystified and Explained: A Tutorial
Cited by: Papers (45)| | Quick Abstract | PDF (1561 KB) | | HTML
In this paper, the state of the art in ultra-low power (ULP) VLSI design is presented within a unitary framework for the first time. A few general principles are first introduced to gain an insight into the design issues and the approaches that are specific to ULP systems, as well as to better understand the challenges that have to be faced in the foreseeable future. Intuitive understanding is accompanied by rigorous analysis for each key concept. The analysis ranges from the circuit to the micro-architectural level, and reference is given to process, physical and system levels when necessary. Among the main goals of this paper, it is shown that many paradigms and approaches borrowed from traditional above-threshold low-power VLSI design are actually incorrect. Accordingly, common misconceptions in the ULP domain are debunked and replaced with technically sound explanations. View full abstract»
2. The flipped voltage follower: a useful cell for low-voltage low-power circuit designCarvajal, R.G. ; Ramirez-Angulo, J. ; Lopez-Martin, A.J. ; Torralba, A. ; Galan, J.A.G. ; Carlosena, A. ; Chavero, F.M.Publication Year: 2005 , Page(s): 1276 - 1291
Cited by: Papers (145) | Patents (2)| | Quick Abstract | PDF (1168 KB) | | HTML
In this paper, a basic cell for low-power and/or low-voltage operation is identified. It is evidenced how different versions of this cell, coined as "flipped voltage follower (FVF)" have been used in the past for many applications. A detailed classification of basic topologies derived from the FVF is given. In addition, a comprehensive list of recently proposed low-voltage/low-power CMOS circuits based on the FVF is given. Although the paper has a tutorial taste, some new applications of the FVF are also presented and supported by a set of simulated and experimental results. Finally, a design example showing the application of the FVF to build systems based on translinear loops is described which shows the potential of this cell for the design of high-performance low-power/low-voltage analog and mixed-signal circuits. View full abstract»
3. A Closed-Loop Reconfigurable Switched-Capacitor DC-DC Converter for Sub-mW Energy Harvesting Applications| | Quick Abstract | PDF (2107 KB) | | HTML
Energy harvesting is an emerging technology for powering wireless sensor nodes, enabling battery-free operation of these devices. In an energy harvesting sensor, a power management circuit is required to regulate the variable harvested voltage to provide a constant supply rail for the sensor circuits. The power management circuit needs to be compact, efficient, and robust to the variations of the input voltage and load current. A closed-form power expression and custom control algorithm for regulation of a switched-capacitor DC-DC converter with optimal conversion efficiency are proposed in this paper. The proposed regulation algorithm automatically adjusts both the voltage gain and switching frequency of a switched-capacitor DC-DC converter based on its input voltage and load current, increasing the power efficiency across a wide input voltage range. The design and simulation of a fully integrated circuit based on the proposed power managing approach is presented. This power management circuit has been simulated in a 0.25 μm standard CMOS process and simulation results confirm that with an input voltage ranging from 0.5 V to 2.5 V, the converter can generate a regulated 1.2 V output rail and deliver a maximum load current of 100 μA. The power conversion efficiency is higher than 74% across a wide range of the input voltage with a maximum efficiency of 83%. View full abstract»
4. On the Minimum Number of States for Switchable Matching Networks| | Quick Abstract | PDF (2211 KB) | | HTML
The impedance of an antenna changes heavily with changing EM environments, while RF power amplifiers (PAs) are optimized for driving a well-defined load impedance. As a solution, switchable matching networks are used in automatic antenna tuners to match the antenna impedance to (about) the desired PA load impedance. This paper presents a theoretical treaty of the minimum number of required states for switchable matching networks to achieve sufficient matching from a certain load VSWR to a sufficiently low input VSWR. First for an arbitrary passive lossless switchable matching network, the mathematical minimum required number of states as a function of the required input VSWR and of the required load VSWR is derived. Several variants are analyzed and benchmarked: single-stage one-ring configuration, single-stage two-ring configuration, two-stage one-ring configuration and three-stage one-ring configuration showing that single-ring configurations are optimum. An extension towards the required number of states for lossy matching networks is also provided. View full abstract»
5. An adaptive impedance tuning CMOS circuit for ISM 2.4-GHz band
Cited by: Papers (30) | Patents (9)| | Quick Abstract | PDF (784 KB) | | HTML
The difficulties encountered in matching an antenna to its optimal impedance are reduced with an adaptive 0.35-μm CMOS circuit based on several switched shunt capacitors arranged in capacitor banks and on a few external series inductors. As high-quality inductors are difficult to obtain in CMOS, the inductors are placed either in an low-temperature cofired ceramic (LTCC) substrate or is a lumped component outside the core circuit. The circuits, presented here through a range of simulations, are optimized to function within the ISM 2.4-GHz band, but the general approach employed to improve matching can be used for other frequency bands as well. The circuits discussed provide a VSWR≤2 match for every impedance with VSWR≤5. There is a 1-dB power loss for a perfect 50 Ω→50 Ω transformation, a break-even point at VSWR=1.5, and a 3-dB increase in delivered power for VSWR= 4.3. View full abstract»
6. Full On-Chip CMOS Low-Dropout Voltage Regulator
Cited by: Papers (130) | Patents (7)| | Quick Abstract | PDF (1617 KB) | | HTML
This paper proposes a solution to the present bulky external capacitor low-dropout (LDO) voltage regulators with an external capacitorless LDO architecture. The large external capacitor used in typical LDOs is removed allowing for greater power system integration for system-on-chip (SoC) applications. A compensation scheme is presented that provides both a fast transient response and full range alternating current (AC) stability from 0- to 50-mA load current even if the output load is as high as 100 pF. The 2.8-V capacitorless LDO voltage regulator with a power supply of 3 V was fabricated in a commercial 0.35-mum CMOS technology, consuming only 65 muA of ground current with a dropout voltage of 200 mV. Experimental results demonstrate that the proposed capacitorless LDO architecture overcomes the typical load transient and ac stability issues encountered in previous architectures. View full abstract»
7. Low-Distortion Wideband Delta-Sigma ADCs With Shifted Loop DelaysXin Meng ; Yi Zhang ; Tao He ; Temes, G.C.Publication Year: 2015 , Page(s): 376 - 384| | Quick Abstract | PDF (1994 KB) | | HTML
This paper presents several novel low-power low-distortion ΔΣ modulator topologies with shifted loop delays. Both single-sampled and double-sampled modulators are discussed. The proposed architectures can relax the critical timing for quantization and for dynamic element matching. A delay-free integrator in the last stage is used to perform the active summation, hence eliminating the active adder. The reduced input swing of the last integrator relaxes the OTA's requirements. The proposed topology simplifies the feed-forward paths, and saves power consumption and capacitor area. Noise-coupled technique can also be utilized to enhance the noise shaping. To verify the effect of the proposed topology, single- and double-sampled third-order ΔΣ modulators with and without noise coupling were analyzed and simulated. View full abstract»
8. A Charge Recycling SAR ADC With a LSB-Down Switching Scheme| | Quick Abstract | PDF (2699 KB) | | HTML
This paper presents a new energy efficient successive approximation analog-to-digital converter (ADC) using a charge recycling and LSB-down switching scheme for the capacitive digital-to-analog converter (CDAC). Compared to the conventional binary weighed CDAC, the proposed technique exhibits a 95% reduction in switching energy, a 50% reduction in capacitor area, and with 30% reduction in nonlinearity under the same unit capacitor size and matching condition. The improvement on the switching energy consumption is the best among reported CDAC switching techniques. To validate the technique, a prototype of 10-bit ADC is fabricated in a 0.13 μm CMOS technology using standard capacitors. With a unit capacitor size of 30 fF, the ADC consumes 15.6 μW from a 0.5 V digital supply and a 1 V analog supply. The measured signal-to-noise-plus- distortion ratio is 54.6 dB (ENOB=8.8) at 1.1 MS/s. The FOM is 31.8 fJ/conv.-step, which is among the best when normalized to the same unit capacitor size. View full abstract»
9. A frequency compensation scheme for LDO voltage regulators
Cited by: Papers (93) | Patents (5)| | Quick Abstract | PDF (576 KB) | | HTML
A stable low dropout (LDO) voltage regulator topology for low equivalent series resistance (ESR) capacitive loads is presented. The proposed scheme generates a zero internally instead of relying on the zero generated by the load capacitor and its ESR combination for stability. It is demonstrated that this scheme realizes robust frequency compensation, facilitates the use of multilayer ceramic capacitors for the load of LDO regulators, and improves transient response and noise performance. Test results from a prototype fabricated in AMI 0.5-μm CMOS technology provide the most important parameters of the regulator viz., ground current, load regulation, line regulation, output noise, and start-up time. View full abstract»
10. A 2.2 mW, 40 dB Automatic Gain Controllable Low Noise Amplifier for FM Receiver| | Quick Abstract | PDF (2024 KB) | | HTML
This paper presents an automatic gain controllable low noise amplifier (AGC-LNA) for FM receiver (FMRx). The proposed LNA adopts current reused dual gm-boosting technique for the power saving. And, a simple analog type automatic gain control (AGC) loop is proposed that provides high resolution gain control. Implemented in a 65 nm CMOS technology, measurements show power regulation range of 40 dB with ±1 dB error, less than -11 dB of S11, variable voltage gain range of -12 to 30 dB over the frequency range of 88 ~ 108 MHz, noise figure (NF) of less than 2.9 dB, P1dB of higher than -24.2 dBm, and IIP3 of higher than -12.7 dBm in the high gain (HG) mode, while dissipating only 1.8 mA from a 1.2 V supply, respectively. View full abstract»
11. Analysis and Modeling of the Phase Detector Hysteresis in Bang-Bang PLLs| | Quick Abstract | PDF (2568 KB) | | HTML
All-digital bang-bang phase-locked-loops suffer from unwanted output spurs due to their non-linear behavior. The digital implementation of these PLLs often introduces extra delay which affects the performance of BBPLLs. This comes from the retiming and resampling of the digital data in the loop. In this work the phase detector hysteresis is investigated as a source for additional performance degradation. The jitter dependency on the loop parameters in the presence of hysteresis is analyzed, providing a new insight to be considered when designing for minimum jitter. This analysis provides a quick estimation of the deterministic jitter and the location of the spurious tones thus allowing the timing resolution of the PD to be determined. A new model for the BBPLL is also introduced that considers the non-ideality of the PD and its effect on the loop. To evaluate the performance, a time-amplifier is used to improve the resolution of the PD. Jitter and spurious tone of the BBPLL with TA assisted PD are then compared with those of a loop with a regular PD. The results show that the TAPD improves the performance by a factor of 3. The design and simulations have been done in a 32-nm CMOS technology. View full abstract»
12. Complex signal processing is not complex
Cited by: Papers (53) | Patents (5)| | Quick Abstract | PDF (528 KB) | | HTML
Wireless systems often make use of the quadrature relationship between pairs of signals to effectively cancel out-of-band and interfering in-band signal components. The understanding of these systems is often simplified by considering both the signals and system transfer functions as "complex" quantities. The complex approach is especially useful in highly integrated multistandard receivers where the use of narrow-band fixed-coefficient filters at the RF and high IF must be minimized. This paper first presents a tutorial review of complex signal processing for wireless applications. The review emphasizes a graphical and pictorial description rather than an equation-based approach. Next, a number of classical modulation architectures are described using this formulation. Finally, more recent developments such as complex filters, image-reject mixers, low-IF receivers, and oversampling analog-digital converters are discussed. View full abstract»
13. A Fully-Integrated Low-Dropout Regulator With Full-Spectrum Power Supply RejectionYan Lu ; Yipeng Wang ; Quan Pan ; Wing-Hung Ki ; Yue, C.P.Publication Year: 2015 , Page(s): 707 - 716| | Quick Abstract | PDF (2674 KB) | | HTML
A fully-integrated low-dropout regulator (LDO) with fast transient response and full spectrum power supply rejection (PSR) is proposed to provide a clean supply for noise-sensitive building blocks in wideband communication systems. With the proposed point-of-load LDO, chip-level high-frequency glitches are well attenuated, consequently the system performance is improved. A tri-loop LDO architecture is proposed and verified in a 65 nm CMOS process. In comparison to other fully-integrated designs, the output pole is set to be the dominant pole, and the internal poles are pushed to higher frequencies with only 50 μA of total quiescent current. For a 1.2 V input voltage and 1 V output voltage, the measured undershoot and overshoot is only 43 mV and 82 mV, respectively, for load transient of 0 μA to 10 mA within edge times of 200 ps. It achieves a transient response time of 1.15 ns and the figure-of-merit (FOM) of 5.74 ps. PSR is measured to be better than -12 dB over the whole spectrum (DC to 20 GHz tested). The prototype chip measures 260×90 μm2, including 140 pF of stacked on-chip capacitors. View full abstract»
14. An All-Digital Delay-Locked Loop Using an In-Time Phase Maintenance Scheme for Low-Jitter Gigahertz Operations| | Quick Abstract | PDF (3490 KB) | | HTML
Traditional all-digital delay-locked loops (ADDLLs) have a long control loop, and false skew compensation may occur due to late code adjustment. To avoid this problem, the ADDLLs either simply sacrifice the maximum operating frequency or adopt a lower code adjustment rate to achieve a higher maximum operating frequency. However, lowering the code adjustment rate not only increases the number of the locking cycles but also results in large output jitter because the clock skew induced by run-time variations cannot be compensated in time. This paper presents a 55 nm 1.0 V 0.1-to-2.5 GHz ADDLL, which is constructed on a previously proposed half-delay-line skew-compensation circuit with several new circuit design techniques developed to achieve low jitter, small area, low power, fast lock-in, and high PVT- variation tolerance across a large operating frequency range. The key design feature is a ping-pong phase maintenance scheme that allows the code adjustment to be performed in time in each clock cycle, even for gigahertz operations. The measurement results show that the ADDLL achieves a peak-to-peak (p-p) jitter of 3 ps with 1.96 mW power consumption and 8 lock-in cycles when operated at 2.5 GHz. View full abstract»
15. An Ultra-Low Voltage Level Shifter Using Revised Wilson Current Mirror for Fast and Energy-Efficient Wide-Range Voltage Conversion from Sub-Threshold to I/O Voltage| | Quick Abstract | PDF (1827 KB) | | HTML
This paper presents a novel ultra-low voltage level shifter for fast and energy-efficient wide-range voltage conversion from sub-threshold to I/O voltage. By addressing the voltage drop and non-optimal feedback control in a state-of-the-art level shifter based on Wilson current mirror, the proposed level shifter with revised Wilson current mirror significantly improves the delay and power consumption while achieving a wide voltage conversion range. It also employs mixed-Vt device and device sizing aware of inverse narrow width effect to further improve the delay and power consumption. Measurement results at 0.18 μm show that compared with the Wilson current mirror based level shifter, the proposed level shifter improves the delay, switching energy and leakage power by up to 3×, 19×, 29× respectively, when converting 0.3 V to a voltage between 0.6 V and 3.3 V. More specifically, it achieves 1.03 (or 1.15) FO4 delay, 39 (or 954) fJ/transition and 160 (or 970) pW leakage power, when converting 0.3 V to 1.8 V (or 3.3 V), which is better than several state-of-the-art level shifters for similar range voltage conversion. The measurement results also show that the proposed level shifter has good delay scalability with supply voltage scaling and low sensitivity to process and temperature variations. View full abstract»
16. A 0.8-V, 1-MS/s, 10-bit SAR ADC for Multi-Channel Neural Recording| | Quick Abstract | PDF (1753 KB) | | HTML
This paper presents a 10-bit single-ended SAR ADC suitable for multi-channel neural recording. The proposed ADC introduces several power saving techniques to boost the energy efficiency. The ADC is built with on-chip common-mode buffer for input tracking, which is reused as the pre-amplifier of a current-mode comparator during conversion. A small capacitor is inserted between the amplifier and the capacitive DAC array in order to reduce the capacitive load on the amplifier. A split capacitor array with dual thermometer decoders is proposed to reduce the switching energy. Implemented in 0.13-μm CMOS technology, the ADC achieved a maximum differential nonlinearity (DNL) of -0.33/+0.56 LSB, maximum integral nonlinearity (INL) of -0.61/+0.55 LSB, effective number-of-bits (ENOB) of 8.8, and a power consumption of 9-μW. View full abstract»
17. A Low Phase Noise and Wide Tuning Range Millimeter-Wave VCO Using Switchable Coupled VCO-Cores| | Quick Abstract | PDF (2588 KB) | | HTML
This work presents a millimeter-wave (mm-wave) dual-mode voltage-controlled oscillator (VCO) topology with switchable coupled VCO-cores for wide frequency tuning range and low phase noise application. By taking advantage of the different parasitic capacitance of cross-coupled pair when the VCO-core operates in ON and OFF states, the dual-mode operation of VCO can be realized, and the oscillations for both modes can be excited at the lower resonant frequency of tank, such that tank Q and phase noise performance could be improved for both modes. Strongly coupled transformer with large coupling coefficient (k) is utilized to increase the oscillation stability at the desired resonant frequency for both modes. The large k transformer will also facilitate the enhancement of tank Q at the lower resonant frequency. Frequency tuning range of the VCO is increased by properly designing the VCO-cores and combining the frequency bands of the two modes. In addition, the cross-coupled pair of VCO-core at OFF state is able to act as high Q active capacitor, which can further increase the tank Q and thus reduce the phase noise. Fabricated in a 0.18 μm BiCMOS process, the VCO exhibits a wide tuning range of 17.2% from 55.7 GHz to 66 GHz, and low phase noise from -87.5 dBc/Hz to -93.5 dBc/Hz at 1 MHz offset over the entire tuning range. View full abstract»
18. Trigger-Wave Asynchronous Cellular Logic Array for Fast Binary Image Processing| | Quick Abstract | PDF (2444 KB) | | HTML
This paper presents the design and the VLSI implementation of an asynchronous cellular logic array for fast binary image processing. The proposed processor array employs trigger-wave propagation and collision detection mechanisms for binary image skeletonization, and Voronoi tessellation. Low power, low area, and high processing speed are achieved using full custom dynamic logic design. The prototype array consisting of 64 × 96 cells is fabricated in a standard 90 nm CMOS technology. The experimental results confirm the fast operation of the array, capable of extracting up to 2.78×106 skeletons per second, consuming less than 1 nJ/skeleton. The asynchronous operation enables circular wave contours, which improves the quality of the extracted skeletons. The proposed asynchronous processing module consists of 24 MOS transistors and occupies 5.5 μm×7.4 μm area. Such array can be used as a co-processing unit aiding global binary image processing in standard pixel-parallel SIMD architectures in vision chips. View full abstract»
19. A 1.2-V 4.2-| | Quick Abstract | PDF (2150 KB) | | HTML
This study presents a high-precision CMOS bandgap reference (BGR) circuit with low supply voltage. The proposed BGR circuit consists of two BGR cores and a curvature correction circuit, which includes a current mirror and a summing circuit. Two BGR cores adopt conventional structures with the curvature-down characteristics. A current-mirror circuit is proposed to implement one of the BGR cores to have the curvature-up characteristic. Selection of the appropriate resistances in the BGR cores results in one reference voltage with a well balanced curvature-down characteristic and another reference voltage with an evenly balanced curvature-up characteristic. The summation of these reference voltages is proposed to achieve a high-order curvature compensation. This curvature correction circuit causes the proposed BGR circuit without any trimming to show a measured temperature coefficient (TC) as low as 4.2 ppm/°C over a wide temperature range of 160 °C (-40 ~ 120 °C) at a power supply voltage of 1.2 V. The average TC for 8 random samples is approximately 9.3 ppm/°C. The measured power-supply rejection ratio (PSRR) of -30 dB is achieved at the frequency of 100 kHz. The total chip size is 0.063 mm2 with a standard 0.13-μm CMOS process. View full abstract»
20. Switched-Capacitor/Switched-Inductor Structures for Getting Transformerless Hybrid DC–DC PWM Converters
Cited by: Papers (164)| | Quick Abstract | PDF (1294 KB) | | HTML
A few simple switching structures, formed by either two capacitors and two-three diodes (C-switching), or two inductors and two-three diodes (L-switching) are proposed. These structures can be of two types: ldquostep-downrdquo and ldquostep-up.rdquo These blocks are inserted in classical converters: buck, boost, buck-boost, Cuk, Zeta, Sepic. The ldquostep-downrdquo C- or L-switching structures can be combined with the buck, buck-boost, Cuk, Zeta, Sepic converters in order to get a step-down function. When the active switch of the converter is on, the inductors in the L-switching blocks are charged in series or the capacitors in the C-switching blocks are discharged in parallel. When the active switch is off, the inductors in the L-switching blocks are discharged in parallel or the capacitors in the C-switching blocks are charged in series. The ldquostep-uprdquo C- or L-switching structures are combined with the boost, buck-boost, Cuk, Zeta, Sepic converters, to get a step-up function. The steady-state analysis of the new hybrid converters allows for determing their DC line-to-output voltage ratio. The gain formula shows that the hybrid converters are able to reduce/increase the line voltage more times than the original, classical converters. The proposed hybrid converters contain the same number of elements as the quadratic converters. Their performances (DC gain, voltage and current stresses on the active switch and diodes, currents through the inductors) are compared to those of the available quadratic converters. The superiority of the new, hybrid converters is mainly based on less energy in the magnetic field, leading to saving in the size and cost of the inductors, and less current stresses in the switching elements, leading to smaller conduction losses. Experimental results confirm the theoretical analysis. View full abstract»
21. A 12-bit 8.47-fJ/Conversion-Step Capacitor-Swapping SAR ADC in 110-nm CMOS| | Quick Abstract | PDF (2496 KB) | | HTML
This paper presents a 12-bit energy-efficient successive approximation register analog-to-digital converter (ADC). By incorporating the proposed capacitor-swapping technique, which eliminates the problematic MSB mismatch transition of a binary-weighted capacitor digital-to-analog converter, the 12-bit linearity of the ADC is achieved without increasing the capacitor size for improved matching. The small capacitor size results in low power consumption. In addition, an on-the-fly programmable dynamic comparator is used for quick comparisons with low noise contributions within the limited power budget. The ADC is fabricated using a 110-nm CMOS process. It consumes 16.47 μW from a 0.9-V supply at a conversion-rate of 1 MS/s. The measured DNL and INL are within 0.3 LSB and 0.56 LSB, respectively. The measured SNDR and SFDR are at 67.3 dB and 87 dB, respectively. The ENOB performance is 10.92 b, which is equivalent to a figure-of-merit of 8.47 fJ/conversion-step. View full abstract»
22. Variations in Nanometer CMOS Flip-Flops: Part I—Impact of Process Variations on Timing| | Quick Abstract | PDF (1922 KB)
In this paper, split into Part I and II, the impact of variations on single-edge triggered flip-flops (FFs) is comparatively evaluated across a wide range of state-of-the-art topologies. The analysis explicitly considers fundamental sources of variations such as process/voltage/temperature (PVT), as well as the clock network (clock slope variations). For each topology, the variations of performance, robustness against hold violations, energy and leakage are statistically evaluated and compared. The impact of layout parasitics is explicitly included in the circuit design loop. The presented results provide well-defined guidelines for variation-aware selection of the flip-flop topologies, and estimates for early budgeting of variations before detailed circuit design. Also, the analysis enables a deeper understanding of the sensitivity to variations of existing topologies across a wide range of sizes and loads. In particular, this Part I introduces the methodology, the targeted flip-flop topologies and investigates the impact of process variations on flip-flop timing. View full abstract»
23. A Circuit-Based Learning Architecture for Multilayer Neural Networks With Memristor Bridge Synapses| | Quick Abstract | PDF (2415 KB) | | HTML
Memristor-based circuit architecture for multilayer neural networks is proposed. It is a first of its kind demonstrating successful circuit-based learning for multilayer neural network built with memristors. Though back-propagation algorithm is a powerful learning scheme for multilayer neural networks, its hardware implementation is very difficult due to complexities of the neural synapses and the operations involved in the learning algorithm. In this paper, the circuit of a multilayer neural network is designed with memristor bridge synapses and the learning is realized with a simple learning algorithm called Random Weight Change (RWC). Though RWC algorithm requires more iterations than back-propagation algorithm, we show that a circuit-based learning using RWC is two orders faster than its software counterpart. The method to build a multilayer neural network using memristor bridge synapses and a circuit-based learning architecture of RWC algorithm is proposed. Comparison between software-based and memristor circuit-based learning are presented via simulations. View full abstract»
24. Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures
Cited by: Papers (53)| | Quick Abstract | PDF (1188 KB) | | HTML
The need for highly integrable and programmable analog-to-digital converters (ADCs) is pushing towards the use of dynamic regenerative comparators to maximize speed, power efficiency and reconfigurability. Comparator thermal noise is, however, a limiting factor for the achievable resolution of several ADC architectures with scaled supply voltages. While mismatch in these comparators can be compensated for by calibration, noise can irreparably hinder performance and is less straightforward to be accounted for at design time. This paper presents a method to estimate the input referred noise in fully dynamic regenerative comparators leveraging a reference architecture. A time-domain analysis is proposed that accounts for the time varying nature of the circuit exploiting some basic results from the solution of stochastic differential equations. The resulting symbolic expressions allow focusing designers' attention on the most influential noise contributors. Analysis results are validated by comparison with electrical simulations and measurement results from two ADC prototypes based on the reference comparator architecture, implemented in 0.18-mum and 90-nm CMOS technologies. View full abstract»
25. An 83.4% Peak Efficiency Single-Inductor Multiple-Output Based Adaptive Gate Biasing DC-DC Converter for Thermoelectric Energy Harvesting| | Quick Abstract | PDF (2161 KB) | | HTML
This paper presents a 100 mV input, 500 mV output single-inductor multiple-output (SIMO) based step-up dc-dc converter with adaptive gate biasing (AGB) technique implemented in 0.18 μm CMOS technology for thermoelectric energy harvesting. The proposed AGB technique and near-threshold voltage (near- VTH) energy redistribution control (ERC) ensure high conversion efficiency over a wide range of load currents. The proposed method automatically reduces conduction and switching losses of power MOSFETs without the need for auxiliary power converters or additional off-chip inductors. The AGB technique reduces conduction and switching losses under heavy-load and light-load conditions, respectively. The experimental results show that the efficiency of the proposed converter is enhanced by 25.5% and 18% at output load currents of 1500 μA and 50 μA, respectively. The proposed step-up dc-dc converter achieves the lowest output voltage and provides the highest conversion efficiency of 83.4% to date in standard CMOS process for thermoelectric energy harvesting. View full abstract»
26. An Ultra-Low-Power Energy-Efficient Dual-Mode Wake-Up Receiver| | Quick Abstract | PDF (2015 KB) | | HTML
An ultra-low-power wake-up receiver is proposed to reduce the energy consumption through adoption of two wake-up modes of operation with different power dissipations and detection bandwidths. During the Monitoring (MO) mode, the start frame bits are received at a data rate of 10 kbps, while during the Identifier (ID) mode the remaining wake-up pattern is transmitted at 200 kbps. By lowering the gain of the front-end amplifier in the MO mode the power dissipation is reduced, which in turn causes an increase in the overall noise figure of the receiver. However, adequate sensitivity is maintained by intentionally lowering the data rate as well as the detection bandwidth of the receiver. The proposed wake-up receiver is designed and fabricated in IBM 130 nm technology with a core size of about 0.2 mm2 for the target frequency range of 902-928 MHz. The measured results show that the proposed dual-mode receiver achieves a sensitivity of -78.5 dBm and -75 dBm while dissipating an average power of 16.4 μW and 22.9 μW during MO and ID modes, respectively. View full abstract»
27. Theory and Design of a Quadrature Analog-to-Information Converter for Energy-Efficient Wideband Spectrum Sensing| | Quick Abstract | PDF (2274 KB) | | HTML
A flexible bandwidth, blind sub-Nyquist sampling approach referred to as the quadrature analog-to-information converter (QAIC) is proposed. The QAIC relaxes the analog front-end bandwidth requirements at the cost of some added complexity compared to the modulated wideband converter (MWC) for an overall improvement in sensitivity and energy consumption. An approach for detailed frequency domain analysis of the proposed system with linear impairments is developed. A process for selecting QAIC parameter values is illustrated through examples. The benefits of the QAIC are highlighted with cognitive radio use cases where a wide range of spectrum is observed at various resolution bandwidth settings. We demonstrate that the energy consumption of the QAIC is potentially two orders of magnitude lower than the swept-tuned spectrum analyzer (STSA) and an order of magnitude lower than the MWC. We also demonstrate that the QAIC significantly improves upon the sensitivity performance delivered by the MWC. View full abstract»
28. Design of Low-Noise| | Quick Abstract | PDF (1701 KB) | | HTML
A study of K-band SiGe bipolar VCOs is reported in this paper. The design challenges related to the operation in the K-band and the use of a pure bipolar technology are discussed with particular emphasis to achieving low phase noise while using varactor diodes. Two different VCOs have been designed and fabricated. In the designs, the varactor is coupled to the active element by means of a magnetic transformer to avoid the use of tuning voltages exceeding the supply voltage. All the VCOs are operated in class-C. One of the designs features dynamic biasing to ensure robust start-up conditions. The VCOs feature a phase noise as low as -137 dBc/Hz at 10 MHz offset from the carrier. The VCOs show a state-of-the-art FOM of -189 dBc/Hz, and an excellent FOMT of -193 dB/Hz. View full abstract»
29. A Sub-| | Quick Abstract | PDF (1515 KB) | | HTML
A new current-mode bandgap reference circuit (BGR) which is capable of generating sub-1-V output voltage is presented. It has not only the lowest theoretical minimum current consumption among published current-mode BGRs, but also additional advantages of an inherent curvature-compensation function and not requiring NPN BJTs. The curvature-compensation is achieved by utilizing the exponential behavior of sub-threshold CMOS transistors to compensate the BJT base-emitter voltage high-order temperature dependence. By taking advantages of the continuing development of CMOS technology, sub- μW power consumption is achieved with a reasonable core area. Related design considerations and challenges are discussed and analyzed. The proposed BGR is realized in a TSMC 90 nm process. Measurement results shows a temperature coefficient without trimming as low as 10.1 ppm/°C over a temperature range of 70 °C because of the proposed curvature-compensation technique. The average value is 32.6 ppm/°C which could be improved by trimming resistor ratios. The average power consumption at room temperature is 576 nW, with a core area of only 0.028 mm2. View full abstract»
30. A 0.3 V 10-bit 1.17 f SAR ADC With Merge and Split Switching in 90 nm CMOS| | Quick Abstract | PDF (2839 KB) | | HTML
This paper presents a 10-bit ultra-low voltage energy-efficient SAR ADC. The proposed merge-and-split (MS) switching effectively reduces DAC switching energy by 83% compared with conventional one without the need of extra reference voltage (Vcm) and the issue of common-mode voltage variation. To maintain good input linearity, a new double-bootstrapped sample-and-hold (S/H) circuit is proposed under an ultra-low voltage of 0.3 V. In addition, by employing asymmetric logic in SAR control, the leakage power is reduced with the penalty of slight conversion speed degradation. The test chip fabricated in 90 nm CMOS occupied a core area of 0.03 mm2. With a single 0.3 V supply and a Nyquist rate input, the prototype consumes 35 nW at 90 kS/s and achieves an ENOB of 8.38 bit and a SFDR of 78.2 dB, respectively. The operation frequency is scalable up to 2 MS/s and power supply range from 0.3 V to 0.5 V. The resultant FOMs are 1.17-to-1.78 fJ/conv.-step. View full abstract»
31. Comparative Analysis of Simulation-Based Methods for Deriving the Phase- and Gain-Margins of Feedback Circuits With Op-Amps| | Quick Abstract | PDF (2040 KB) | | HTML
Ten methods for finding through simulations the small-signal phase and gain margins of feedback circuits based on op-amps are described and analyzed in this mostly tutorial paper. The testbenches employed by these methods are presented and the corresponding analytical expressions of the return ratio are derived and compared against their "ideal" counterpart, obtained with standard circuit analysis; the requirement that the return ratio should not depend on the point it was measured at is also verified. These analyses are performed on a fairly general case: a generic reciprocal two-port network that closes a feedback loop around an op-amp acting as the forward amplifier. The four main types of op-amps were considered. The limitations of some of the tested methods are then highlighted by simulations. Besides the detailed analysis of previously reported methods, the paper proposes a novel method for deriving the return ratio of feedback circuits, that employs only current stimuli; it is demonstrated analytically that this method can be used for bilateral circuits, not only for op-amp-based (unilateral) ones. Also, a recent method for deriving directly the phase margin of a circuit is extended to estimating the gain margin, too. Conclusions on the accuracy and suitability of the analyzed methods for practical circuit cases are drawn. These results are then extended to other circuit topologies. View full abstract»
32. Analog Circuit Design Using Tunnel-FETs| | Quick Abstract | PDF (2382 KB) | | HTML
Tunnel-FET (TFET) is a major candidate for beyond-CMOS technologies. In this paper, the properties of the TFETs that affect analog circuit design are studied. To demonstrate how TFETs can enhance the performance or change the topology of the analog circuits, several building blocks such as operational transconductance amplifiers (OTAs), current mirrors, and track-and-hold circuits are examined. It is shown that TFETs are promising for low-power and low-voltage designs, wherein transistors are biased at low-to-moderate current densities. Comparing 14-nm III-V TFET-based OTAs with Si-MOSFET-based designs demonstrates up to 5 times reduction in the power dissipation of the amplifiers and more than an order of magnitude increase in their DC voltage gain. The challenges and opportunities that come with the special characteristics of TFETs, namely asymmetry, ambipolar behavior, negative differential resistance, and superlinear operation are discussed in detail. View full abstract»
33. Tunable Duplexer With Passive Feed-Forward Cancellation to Improve the RX-TX Isolation| | Quick Abstract | PDF (2529 KB) | | HTML
The paper presents an approach that enables trading off the insertion loss versus isolation in the duplexer design. Specifically, the Insertion Loss (IL) of the duplexer filters is reduced by using low-order Bandpass Filters (BPF), while the transmitter (TX) to receiver (RX) isolation is improved using a feed-forward, passive, wideband, cancellation scheme. The proposed cancellation scheme is fully passive and hence the duplexer does not incur power consumption and noise penalties. The linearity of the proposed duplexer is very high limited only by the tunable passive components used in the design. A tunable duplexer prototype is demonstrated with TX-RX isolation better than 50 dB in both TX and RX bands (high band TX: 860-890 MHz, RX: 948-984 MHz; low band TX: 700-718 MHz, RX: 780-801 MHz). Tuning is achieved using digitally controlled switched capacitors with silicon on sapphire (SOS) switches resulting in high linearity. View full abstract»
34. Envelope Tracked Pulse Gate Modulated GaN HEMT Power Amplifier for Wireless Transmitters| | Quick Abstract | PDF (1821 KB) | | HTML
This paper proposes a complete transmitter prototype for wireless applications using envelope tracked pulsed gate modulated power amplifier (PA). The proposed transmitter architecture is developed using two high power 10 W gate modulated PAs combined in a fashion to operate as a switched voltage source for the range of duty cycles of pulses driving the gates of power amplifiers. These PAs are designed and implemented using packaged GaN HEMT transistors from CREE to operate at the carrier frequency of 2.35 GHz. For a 5 MHz bandwidth WiMAX 802.16e down-link signal with the PAPR of 7.9 dB and the oversampling ratio of 100, the average drain efficiency of 46.2% is achieved at the average output power of 35.8 dBm. Using a 5 MHz bandwidth LTE down-link signal with 11 dB PAPR and centered at 2.35 GHz, the power amplifier delivers the average output power of 33.2 dBm with the average drain efficiency of 46%. The adjacent channel leakage ratio (ACLR) measured for this signal is less than -36.85 dBc at 10 MHz offset from the center frequency of 2.35 GHz. View full abstract»
35. Consensus of Multiagent Systems and Synchronization of Complex Networks: A Unified Viewpoint
Cited by: Papers (252)| | Quick Abstract | PDF (1045 KB) | | HTML
This paper addresses the consensus problem of multiagent systems with a time-invariant communication topology consisting of general linear node dynamics. A distributed observer-type consensus protocol based on relative output measurements is proposed. A new framework is introduced to address in a unified way the consensus of multiagent systems and the synchronization of complex networks. Under this framework, the consensus of multiagent systems with a communication topology having a spanning tree can be cast into the stability of a set of matrices of the same low dimension. The notion of consensus region is then introduced and analyzed. It is shown that there exists an observer-type protocol solving the consensus problem and meanwhile yielding an unbounded consensus region if and only if each agent is both stabilizable and detectable. A multistep consensus protocol design procedure is further presented. The consensus with respect to a time-varying state and the robustness of the consensus protocol to external disturbances are finally discussed. The effectiveness of the theoretical results is demonstrated through numerical simulations, with an application to low-Earth-orbit satellite formation flying. View full abstract»
36. Multicarrier Faster-Than-Nyquist Transceivers: Hardware Architecture and Performance Analysis
Cited by: Papers (13)| | Quick Abstract | PDF (2090 KB) | | HTML
This paper evaluates the hardware aspects of multicarrier faster-than-Nyquist (FTN) signaling transceivers. The choice of time-frequency spacing of the symbols in an FTN system for improved bandwidth efficiency is targeted towards efficient hardware implementation. This work proposes a hardware architecture for the realization of iterative decoding of FTN multicarrier modulated signals. Compatibility with existing systems has been considered for smooth switching between the faster-than-Nyquist and orthogonal signaling schemes. One such being the use of fast Fourier transforms (FFTs) for multicarrier modulation. The performance of the fixed point model is very close to that of the floating point representation. The impact of system parameters such as number of projection points, time-frequency spacing, finite wordlengths and their design tradeoffs for reduced complexity iterative decoders in FTN systems have been investigated. The FTN decoder has been designed and synthesized in both 65 nm CMOS and FPGA. From the hardware resource usage numbers it can be concluded that FTN signaling can be used to achieve higher bandwidth efficiency with acceptable complexity overhead. View full abstract»
37. Analysis and Characterization of Variability in Subthreshold Source-Coupled Logic Circuits| | Quick Abstract | PDF (1968 KB) | | HTML
This article explores the effect of device parameter variations on the performance of subthreshold source-coupled logic (STSCL) circuits. A test chip has been fabricated in a standard CMOS 90 nm technology to study the matching properties of STSCL circuits. Both process variations and device mismatch have been included in this study. The performed analysis shows that while the STSCL topology is very robust against global variations mainly thanks to the adoption of an on-chip bias generator circuit, special design techniques are required to compensate for the effect of device mismatch. Proper device sizing as well as creating intentional mismatch in the biasing condition of STSCL gates are two effective approaches that have been investigated to overcome the variation related issues. Both die-to-die (D2D) and within-die (WID) variations in the delay of STSCL gates have been characterized and validated through measurements. A comprehensive analysis of timing jitter in STSCL-based ring oscillators is also presented. View full abstract»
38. Analysis and Design of a Core-Size-Scalable Low Phase Noise| | Quick Abstract | PDF (2673 KB) | | HTML
A core-size-scalable LC-voltage-controlled oscillator (VCO) for multi-standard cellular transceivers was fabricated in a 65-nm CMOS process. Theoretical analysis showed that when core current is small a VCO with a larger core-size can achieve lower phase noise. However, when core current is large, a VCO with a smaller core-size can lower phase noise. Based on the analysis, the effective core-size of the VCO was designed to be scalable according to the core current, by switching the secondary core-transistors on or off. Thus, the proposed VCO becomes adaptive to multi-standard cellular transceivers. By turning on the switch, the VCO can operate in the low power (LP) mode for standards that require moderate phase noise in a tight power budget. On the other hand, by turning off the switch, the VCO can operate in the low noise (LN) mode for standards that demand stringent phase noise in a relaxed power budget. When the core current is set to 4 mA, the VCO in the LP mode achieved the phase noise of -127.9 dBc/Hz at the 3 MHz offset from 3.3-GHz signals. When the core current was set to 15 mA, phase noise of the VCO in the LN mode was minimized to -137.5 dBc/Hz at the same offset. The figure of merit (FOM) was -184.8 and -186.5 dB, respectively. View full abstract»
39. Improved 8-Point Approximate DCT for Image and Video Compression Requiring Only 14 Additions
Cited by: Papers (1)| | Quick Abstract | PDF (3132 KB) | | HTML
Video processing systems such as HEVC requiring low energy consumption needed for the multimedia market has lead to extensive development in fast algorithms for the efficient approximation of 2-D DCT transforms. The DCT is employed in a multitude of compression standards due to its remarkable energy compaction properties. Multiplier-free approximate DCT transforms have been proposed that offer superior compression performance at very low circuit complexity. Such approximations can be realized in digital VLSI hardware using additions and subtractions only, leading to significant reductions in chip area and power consumption compared to conventional DCTs and integer transforms. In this paper, we introduce a novel 8-point DCT approximation that requires only 14 addition operations and no multiplications. The proposed transform possesses low computational complexity and is compared to state-of-the-art DCT approximations in terms of both algorithm complexity and peak signal-to-noise ratio. The proposed DCT approximation is a candidate for reconfigurable video standards such as HEVC. The proposed transform and several other DCT approximations are mapped to systolic-array digital architectures and physically realized as digital prototype circuits using FPGA technology and mapped to 45 nm CMOS technology. View full abstract»
40. Linearization Techniques for CMOS Low Noise Amplifiers: A Tutorial
Cited by: Papers (39)| | Quick Abstract | PDF (1569 KB) | | HTML
This tutorial catalogues and analyzes previously reported CMOS low noise amplifier (LNA) linearization techniques. These techniques comprise eight categories: a) feedback; b) harmonic termination; c) optimum biasing; d) feedforward; e) derivative superposition (DS); f) IM2 injection; g) noise/distortion cancellation; and h) post-distortion. This paper also addresses broadband-LNA-linearization issues for emerging reconfigurable multiband/multistandard and wideband transceivers. Furthermore, we highlight the impact of CMOS technology scaling on linearity and outline how to design a linear LNA in a deep submicrometer process. Finally, general design guidelines for high-linearity LNAs are provided. View full abstract»
41. A Generalized Algorithm and Reconfigurable Architecture for Efficient and Scalable Orthogonal Approximation of DCT| | Quick Abstract | PDF (2339 KB) | | HTML
Approximation of discrete cosine transform (DCT) is useful for reducing its computational complexity without significant impact on its coding performance. Most of the existing algorithms for approximation of the DCT target only the DCT of small transform lengths, and some of them are non-orthogonal. This paper presents a generalized recursive algorithm to obtain orthogonal approximation of DCT where an approximate DCT of length N could be derived from a pair of DCTs of length (N/2) at the cost of N additions for input preprocessing. We perform recursive sparse matrix decomposition and make use of the symmetries of DCT basis vectors for deriving the proposed approximation algorithm. Proposed algorithm is highly scalable for hardware as well as software implementation of DCT of higher lengths, and it can make use of the existing approximation of 8-point DCT to obtain approximate DCT of any power of two length, N > 8. We demonstrate that the proposed approximation of DCT provides comparable or better image and video compression performance than the existing approximation methods. It is shown that proposed algorithm involves lower arithmetic complexity compared with the other existing approximation algorithms. We have presented a fully scalable reconfigurable parallel architecture for the computation of approximate DCT based on the proposed algorithm. One uniquely interesting feature of the proposed design is that it could be configured for the computation of a 32-point DCT or for parallel computation of two 16-point DCTs or four 8-point DCTs with a marginal control overhead. The proposed architecture is found to offer many advantages in terms of hardware complexity, regularity and modularity. Experimental results obtained from FPGA implementation show the advantage of the proposed method. View full abstract»
42. An Efficient Constant Multiplier Architecture Based on Vertical-Horizontal Binary Common Sub-expression Elimination Algorithm for Reconfigurable FIR Filter Synthesis| | Quick Abstract | PDF (1233 KB)
This paper proposes an efficient constant multiplier architecture based on vertical-horizontal binary common sub-expression elimination (VHBCSE) algorithm for designing a reconfigurable finite impulse response (FIR) filter whose coefficients can dynamically change in real time. To design an efficient reconfigurable FIR filter, according to the proposed VHBCSE algorithm, 2-bit binary common sub-expression elimination (BCSE) algorithm has been applied vertically across adjacent coefficients on the 2-D space of the coefficient matrix initially, followed by applying variable-bit BCSE algorithm horizontally within each coefficient. This technique is capable of reducing the average probability of use or the switching activity of the multiplier block adders by 6.2% and 19.6% as compared to that of two existing 2-bit and 3-bit BCSE algorithms respectively. ASIC implementation results of FIR filters using this multiplier show that the proposed VHBCSE algorithm is also successful in reducing the average power consumption by 32% and 52% along with an improvement in the area power product (APP) by 25% and 66% compared to those of the 2-bit and 3-bit BCSE algorithms respectively. As regards the implementation of FIR filter, improvements of 13% and 28% in area delay product (ADP) and 76.1% and 77.8% in power delay product (PDP) for the proposed VHBCSE algorithm have been achieved over those of the earlier multiple constant multiplication (MCM) algorithms, viz. faithfully rounded truncated multiple constant multiplication/accumulation (MCMAT) and multi-root binary partition graph (MBPG) respectively. Efficiency shown by the results of comparing the FPGA and ASIC implementations of the reconfigurable FIR filter designed using VHBCSE algorithm based constant multiplier establishes the suitability of the proposed algorithm for efficient fixed point reconfigurable FIR filter synthesis. View full abstract»
43. Hybrid CMOS Rectifier Based on Synergistic RF-Piezoelectric Energy Scavenging| | Quick Abstract | PDF (2288 KB) | | HTML
This paper presents a novel CMOS hybrid rectifier that can simultaneously and efficiently scavenge energy from a low-amplitude radio-frequency (RF) signal and a low-frequency, low-energy signal from a piezoelectric (PZT) transducer. The piezoelectric signal is used for biasing a complimentary, cross-coupled rectifier (CCCR) chain to an operating point such that the RF signal energy can be efficiently harvested, even if its amplitude is well below the threshold voltage (VTH) of the rectifier transistors. The device sizes for the proposed design have been optimized to achieve the maximum DC output voltage and the proposed design is shown to effectively eliminate dead-zones in the rectifier response. The measurement results show that a 6-stage hybrid rectifier (HR) can generate up to 1 V DC output voltage at a load current of 3 μA when a 300 mV peak-to-peak, 13.56 MHz RF signal is applied in conjunction with a 10 KHz, 2 V piezoelectric signal. Using measured results from prototypes fabricated in a 90 nm CMOS process, the proposed HR is shown to yield a significant improvement in power conversion efficiency (PCE) for low levels of input power when compared to a conventional CCCR that has been implemented on the same die. View full abstract»
44. Power Management System for Online Low Power RF Energy Harvesting Optimization
Cited by: Papers (36)| | Quick Abstract | PDF (1787 KB) | | HTML
For many years, wireless RF power transmission has been investigated as a viable method of power delivery in a wide array of applications, from high-power space solar power satellites to low-power wireless sensors. However, until recently, efficient application at the low sub-milliwatt power levels has not been realized due to limitations in available control circuitry. This paper presents a "smart" microcontroller-based power management system with online power stage efficiency optimization and maximum power point tracking (MPPT). The system is experimentally evaluated using a new, more accurate four-quadrant rectenna model and circuit realization that enables rigorous testing of the power management system for a wide range of rectenna arrays and power characteristics. Hardware results are presented with online optimization over a converter input power range from 10 μW to 1 mW. Results are also shown based on the application of harvesting RF power from a nearby cellular tower, where the power management system collects up to seven times more energy when compared to a direct battery connection. View full abstract»
45. Weakly-Coupled Resonators in Capacitive Readout Circuits| | Quick Abstract | PDF (2412 KB) | | HTML
Low energy consumption and wide operating temperature range of capacitors made them common in sensor designs, e.g., MEMS accelerometers, and hence increased the popularity of capacitive readout circuits. Their main challenges, in either discrete or integrated implementations, are sensitivity, noise, energy consumption, and parasitic components at the analog front end. Compared to conventional "frequency-shift monitoring" which is one of the most accurate and common methods for capacitance measurements, weakly-coupled resonators (well-known in mechanical systems) can offer up to three orders of magnitude increase in sensitivity. Therefore, this concept has been recently applied to the design of micromechanical sensors, e.g., for sensitive mass sensing. This paper applies, for the first time in the electrical domain, the concept of monitoring the eigenstates variations in weakly-coupled resonators as a generic readout circuit technique for measuring very small capacitance changes. The outstanding sensitivity of this method is verified analytically and demonstrated using both extensive circuit simulations and experimental measurements. View full abstract»
46. A High-Efficiency 24 GHz Rectenna Development Towards Millimeter-Wave Energy Harvesting and Wireless Power Transmission
Cited by: Papers (1)| | Quick Abstract | PDF (1862 KB) | | HTML
This work addresses design and implementation issues of a 24 GHz rectenna, which is developed to demonstrate the feasibility of wireless power harvesting and transmission (WPT) techniques towards millimeter-wave regime. The proposed structure includes a compact circularly polarized substrate integrated waveguide (SIW) cavity-backed antenna array integrated with a self-biased rectifier using commercial Schottky diodes. The antenna and the rectifier are individually designed, optimized, fabricated and measured. Then they are integrated into one circuit in order to validate the studied rectenna architecture. The maximum measured conversion efficiency and DC voltage are respectively equal to 24% and 0.6 V for an input power density of 10 mW/cm2. View full abstract»
47. Sigma-Delta Modulators: Tutorial Overview, Design Guide, and State-of-the-Art Survey
Cited by: Papers (35) | Patents (1)| | Quick Abstract | PDF (1691 KB) | | HTML
This paper presents a tutorial overview of ΣΔ modulators, their operating principles and architectures, circuit errors and models, design methods, and practical issues. A review of the state of the art on nanometer CMOS implementations is described, giving a survey of cutting-edge ΣΔ architectures, with emphasis on their application to the next generation of wireless telecom systems. View full abstract»
48. The Circuit Theory Behind Coupled-Mode Magnetic Resonance-Based Wireless Power Transmission
Cited by: Papers (43)| | Quick Abstract | PDF (2999 KB) | | HTML
Inductive coupling is a viable scheme to wirelessly energize devices with a wide range of power requirements from nanowatts in radio frequency identification tags to milliwatts in implantable microelectronic devices, watts in mobile electronics, and kilowatts in electric cars. Several analytical methods for estimating the power transfer efficiency (PTE) across inductive power transmission links have been devised based on circuit and electromagnetic theories by electrical engineers and physicists, respectively. However, a direct side-by-side comparison between these two approaches is lacking. Here, we have analyzed the PTE of a pair of capacitively loaded inductors via reflected load theory (RLT) and compared it with a method known as coupled-mode theory (CMT). We have also derived PTE equations for multiple capacitively loaded inductors based on both RLT and CMT. We have proven that both methods basically result in the same set of equations in steady state and either method can be applied for short- or midrange coupling conditions. We have verified the accuracy of both methods through measurements, and also analyzed the transient response of a pair of capacitively loaded inductors. Our analysis shows that the CMT is only applicable to coils with high quality factor (Q) and large coupling distance. It simplifies the analysis by reducing the order of the differential equations by half compared to the circuit theory. View full abstract»
49. A Low Phase Noise Injection-Locked Programmable Reference Clock Multiplier With a Two-Phase PVT-Calibrator for| | Quick Abstract | PDF (2845 KB) | | HTML
A low phase noise injection-locked reference clock multiplier that can suppress the delta-sigma (ΔΣ) noise of ΔΣ phase-locked loops (PLLs) is proposed. By adopting a two-phase PVT-calibrator that switches the calibration resolution, the clock multiplier can reduce the frequency-acquisition time, as well as tightly regulate the real-time degradation of the phase noise. To improve the performance of the calibration method utilizing two identical oscillators, the self-injection pulse generator that balances the loadings of two oscillators is proposed. In addition, this work presents a systematic design methodology that minimizes the degradation of the phase noise over the PVT variations, based on the phase noise analysis of injection-locking. The clock multiplier was designed with the prototype ΔΣ PLL in the 65-nm CMOS process. It can provide five reference frequencies, i.e., 19.2, 28.8, 48, 57.6, and 96 MHz. The phase noise of the 96-MHz signal was -130.0 and -131.8 dBc/Hz at 100 kHz and 1 MHz offsets, respectively; the performance of low phase noise was confirmed over temperature variations. The total active area was 0.062 mm2, and the power consumption was 1.6-1.9 mW. By switching the reference frequency from 19.2 to 96 MHz, the phase noise of the prototype PLL at the 10-MHz offset from the 4.4-GHz signal was improved from -120.1 to -138.6 dBc/Hz. View full abstract»
50. A 0.9-/spl mu/A Quiescent Current Output-Capacitorless LDO Regulator With Adaptive Power Transistors in 65-nm CMOS
Cited by: Papers (8)| | Quick Abstract | PDF (2451 KB) | | HTML
An ultra-low quiescent current output-capacitorless low-dropout (OCL-LDO) regulator with adaptive power transistors technique is presented in this paper. The proposed technique permits the regulator to transform itself between 2-stage and 3-stage cascaded topologies with respective power transistor, depending on the load current condition. As such, it enables the OCL-LDO regulator to achieve ultra-low power consumption, high stability and good transient response without the need of off-chip capacitor at the output. The proposed LDO regulator has been implemented and fabricated in a UMC 65-nm CMOS process. It occupies an active area of 0.017 mm2 . The measured results have shown that the proposed circuit consumes a quiescent current of 0.9 μA at no load, regulating the output at 1 V from a voltage supply of 1.2 V. It achieves full range stability from 0 to 100 mA load current at a maximum 100 pF parasitic capacitance load. The measured transient output voltage is 68.8 mV when load current is stepped from 0 to 100 mA in 300 ns with CL = 100 pF. The recovery time is about 6 μs. Compared to previously reported counterparts, the proposed OCL-LDO regulator shows a significant improvement in term of OCL-LDO transient figure-of-merit (FOM) as well as balanced performance parameters in terms of PSR, line regulation and load regulation. View full abstract»
Aims & Scope
The theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing.
Meet Our Editors
Shanthi Pavan
Indian Institute of Technology, Madras
Further Links
Aims & Scope
TCAS I publishes regular papers in the field specified by the theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing. Included is the whole spectrum from basic scientific theory to industrial applications.
Persistent Link: http://ieeexplore.ieee.org/servlet/opac?punumber=8919 More »
Frequency: 12
Publication Details: IEEE Transactions on Circuits and Systems I: Regular Papers
Published by:
- Components, Circuits, Devices & Systems
Shanthi Pavan
Department of Electrical Engineering
Indian Institute of Technology, Madras
Chennai 600036, India
About this Journal
Editorial Board
Content Announcements
Author Resources
Previous Titles
- ( 1992 - 2003 ) Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on
- ( 1974 - 1991 ) Circuits and Systems, IEEE Transactions on
- ( 1963 - 1973 ) Circuit Theory, IEEE Transactions on
- ( 1954 - 1962 ) Circuit Theory, IRE Transactions on
- ( 1952 - 1954 ) Circuit Theory, Transactions of the IRE Professional Group on
Shanthi Pavan
Indian Institute of Technology, Madras


text: Avatar is much more-so a technological achievement and imaginative story than it is a political film. Disney wanting to make a land for it has nothing to do with politics, and I honestly don't see how you could be offended by the film anyways. All films carry a message, yes even Disney movies, and if you are seriously that easily offended by a film's message and want total neutral opinion I advise you shield yourself from all media... I honestly can't believe politics were brought into this.

subset: commoncrawl


text:
9,050 results
SORT BY Relevancy
Travel Today - The Athenaeum London
in Travel
This week, Peter Greenberg Worldwide broadcasts from The Athenaeum in London. Situated just steps away from St. James Park, this family-owned establishment is one of Peter's favorites. He's been going there for more than 30 years, and it started because of Sally Bulloch, the electric, dynamic general manager—and at the time the only woman to hold that post in a London Hotel. We pay tribute to Sally this week, as we're joined by Tim Arthur, CEO of Time Out, who gives some of his off-the-brochure secrets for visiting London.
Also joining us is London travel writer and U.S. expat Amy Laughinghouse who talks about the best walking tours in London. All of this and more when Peter Greenberg Worldwide broadcasts from the Athenaeum in London.
omr london
in Christianity
How to remain free in Christ
The Final Say - with Herb London & Jay Cost
Join Brett & Jon Rappaport on The Final Say every day, Monday through Friday from 3 to 4 PM EST, as we discuss and analyze current news, politics, policy, issues, and world events.
Herbert London, President of the London Center for Policy Research, joins the show to discuss Benjamin Netanyahu's big victory in the Israeli elections, and Obamas failure.
Jay Cost, Staff Writer for The Weekly Standard and the author of "A Republic No More: Big Government and the Rise of American Political Corruption", joins the show to discuss his latest article Barack Obama, Corporate Shill
Rob Green of the Department, Synthwave from London UK
Today Pop Art Painter Jamie Roxx (www.JamieRoxx.us) welcome's Rob Green of the Department, synthwave from London, UK.
After almost 2 years in the making, 'Alpha' has finally landed - a 13-track, all-killer-no-filler celebration of the inimitable sound of The Department. Inspired by classic electro and new wave, the band take us on an emotive ride through dramatic, instant, energetic electronic music with moving lyrics that explore life, love and existence.
Established in late 2012, The Department are a 2-piece synth band consisting of Rob Green on vocals and synth (London) and Magnus Lindström on synth (Gothenburg, Sweden).
They have played live at venues such as the legendary Romo Night club in Sweden, the 100 Club, Analogue Nights, The Hope & Anchor and The Macbeth, in London. They have played alongside bands such as Naked Lunch, The Woodentops, Ekkoes and Kids On Bridges, to fantastic reactions.
The band have enjoyed radio support from the likes of Radio 6 Music and The Johnny Normal Show and have been featured in many music publications in the UK, Europe and the US.
Lynne Marks AICI CIM from the London Image Institute
in Business
Lynne Marks AICI CIM from the London Image Institute shares with us how she built the London Image Institue. What they originally instructed in and what they train Image Consultants in today.
Special Guest :Ash M, London England
Special Guest on Feature Friday show straight from london England im excited to have the chance to speak with this artist Ash M. He has three projects out so if you have not had the chance check them out on sound cloud they are awsome.
Enlightenment ,Real Talk, He Reign
Singer/Songwriter Peter London!
in Culture
The Queen of Fresh, The Gypsy Poet, talks to singer/Songwriter Peter London about is life, loves, music, endeavors and various songs he's written. A Don't Miss Show for sure! With lots of great bits and stories to share! A cup of coffee and lots of bits!
OMR London
in Christianity
OMR London
Urban Teen Magazine's Celebrity Re-Air Interview London Ellis!
Hellooooo, my name is London Ellis and I am singer/songwriter from London chasing my dreams with my big stubborn personality toget my music heard and to make other people happy with it. I have always wanted to be a singer. You know when you are asked in school what you wanna be when you grow up? Well mine wasn't the astronaut, (even though the thought of jumping around on the moon does sound fun), not the Princess, (even though having a prince whisk me off my feet wouldn't be such a terrible thing, damn maybe I should re-think this…) but anyway I said "I'm gonna be a Popstar" and I have never changed my mind since.
Omega Man London
in Christianity
Omega Man London
Spiritism at BBC London
in Spirituality
Dr. Silvia Gibbons and Mrs. Elsa Rossi, from the British Union of Spiritist Societies (BUSS) are interviewed about their participating in two programs at BBC - London. Call in LIVE at 858-769-4705 to ask questions and make comments.
Winston Folkes - Omega Man London
in Christianity
Winston Folkes - Omega Man London
"All things are possible"
- ...
Today's Best Podcasts
Join Host Live Chats
- DymondsRadio Live (11 chatters)
- Vaccine Truth News (4 chatters)
- The Real Side Radio (2 chatters)


text: OK a few days ago I posted that my Slash wouldn't run and I thought it was the stock motor was done. Checked all the connections and gave up and bought a Castle system. Now I'm having the same problems with the new motor. There is no throttle response at all. I've done the basic set up that is included in the directions. At first it jumped forward a few times but will not stay on the gas. Help please. I changed the batteries in the controller but that didn't help. Checked all connections they seem fine.


text:
I just received my last order today! Thank you so much for your kindness and serious!
Thank you for your 20% off coupon (for Fathers Day) and for...Read More ->
Always a pleasure doing business with MJM ... complete line of everything, free shipping and QUICK delivery. Love you Guys!Read More ->


text:
The St. Croix Valley Sports Hall of Fame inducted five new members and the state champion 1982 Stillwater football team during its annual banquet on Wednesday at The Grand Ballroom in downtown Stillwater. This year's class included Todd Butterfield, Mike Orn, Mark Miller, Vik Wilson and the late G...Read More
In September and October, the Stillwater Public Library Gallery is hosting "Heart Songs," a show of mixed media, paper clay and acrylic works by Marie Olofsdotter. Born and raised in Sweden, Olofsdotter now lives by the...Read More
In the midst of smart phones and video games, over-scheduled kids, and nature-deficit disorder, I am pleased to report that there still exists a place in the world where kids ride their bikes down to the local pond to go fishing. Cottage Grove Ravine Regional Park is nestled in a deeply wooded ravin...Read More
FARIBAULT — Rana Kraftson and Ari Krenz led the Stillwater girls in 21st and 23rd place as the Ponies finished fourth in Friday's Faribault Invitational at North Alexander Park. Lakeville North outlasted Totino-Grace 93-100 for the team title while Stillwater scored 165 points to finish behind t...Read More
BY STEVE HALSEY – GUEST COLUMNIST Grand juries have been in the news lately and were the topic of a "good question" segment on a Twin Cities TV station. Gov. Rick Perry has been indicted in Texas on a charge of coercion and abuse of office. A grand jury in Missouri was called to consider [...]...Read More
By Sandra Howlett, contributing writer One of the most memorable parts of Scouting for Matthew Beane, 18, one of Stillwater Troop 132's latest Eagle Scouts, were the camp outs at Tomahawk Scout Reservation. "We would go on weeklong camping trips to Tomahawk every year, and I think that was the...Read More


text:
Jeep Q&AAsk Your Question
All 1993 Jeep Cherokee questions
turns over fine, gets fuel, won't start
If the noise stopped, do I still have to replace the idler/tensioner?
making a loud noise coming from the idler, I have to replace, if it stopped?
Car keeps dying while driving, new battery and cables, could it be fuel pump?
has died while driving on freeway, roads, etc. Turns over, but dies...help!!!
I have a 1993 jeep cherokee sport,when i start it the valves rattle really bad.
when I drive it they start to rattle again until the transmission changes gears,the higher the rp...
Steering is getting sloppy kinda like an old CJ Whats the likely cause?
Also been hearing a little groaning from power
Steering when real cold
can you tell me how often should I replace spark plugs--how many miles
can you tell me how often should I replace spark plugs--how many miles
when turning on idle would race could see the rpm go up. could
drive but shut off at lights/slowing down, sometimes feels like it wanted to take off even when f...
i have changed the alternator in my 1993 Jeep Cherokee Sport at least 15 times since it was new t...
We have replaced the waterpump, freezeplugs, thermostat(several times) electric fan motor, and pu...
Replaceing the alternater
What is the best to replace the alernater
front differential price
We believe we need a new front differential on a 1993 Jeep Grand Cherokee..wondering what this ma...
oil pump replacment
just need to know where the oil pump on a 93 jeep cherokee is located and what other parts I have...
roaring sound from little fan to left of engine.
when I turn on heater or ac this roaring noise sounds.
it evan sceaches at times.
Heat Light
How can I check to make sure the heat light comes on in case the engine heats up.If i take the wi...
This week's top 10
|1 stevieray1
|6 ziptie12
|2 pushrod
|7 Hal...
|3 globalhelper
|8 RCMotors
|4 csubak30
|9 wrayauto
|5 CharlesAutomotive
|10 raytucker


text:
We found 3 sites within 15 miles of Ashwell with 1 bookable
Great Billing, Northamptonshire, England Show on map
|Non-electric grass pitch
|4 x
|From £15/€19.03/AU$27.55/$24.14 per night
|Electric grass pitch
|4 x
|From £21/€26.65/AU$38.57/$33.80 per night
|Camping pod
|4 x
|From £40/€50.76/AU$73.48/$64.38 per night
Sudbury, Suffolk, England Show on map
Cambridge, Cambridgeshire, England Show on map
Let us help you find more search results…
Try increasing your search radius to within 25, 35, 45, 55 miles of Ashwell.
Try widening your geographic area to: Hertfordshire, or Central England, or England.
Remove all
or some of the search filters:
Remove Indoor swimming pool
Want to see more? We're only showing the sites that are bookable on Pitchup.com.
Show campsites and holiday parks that aren't bookable through Pitchup.com...


text:
Hello, !
Manage Subscriptions
Log Out
You are not currently logged in
Log In
Thousands have perished in the deadliest fires in U.S. history, according to rankings compiled by the National Fire Protection Association.
12. Port Chicago explosion -- An estimated 322 sailors and civilians died in this munitions explosion at the Port Chicago Naval Magazine in Port Chicago, Calif., in 1944.
11. Hoboken Docks fire -- This blaze sparked by cotton bales catching fire killed at least 326 people in and around the piers in Hoboken, N.J., in 1900.
10. Monongah Mine disaster -- A methane explosion ignited coal dust in this West Virginia mine in 1907, killing 361 workers.
9. Hinckley fire -- Several small fires merged to create a firestorm that burned up to 250,000 acres in and around Hinckley, Minn., in 1894, killing 418 people.
8. Texas City disaster -- The deadliest industrial accident in U.S. history, 468 people died when a fire on board the SS Grandcamp in Texas City, Texas, detonated approximately 2,300 tons of ammonium nitrate, causing a chain reaction of fires and explosions in 1947.
7. Cocoanut Grove nightclub fire -- The deadliest nightclub fire in U.S. history, the blaze killed 492 people in Boston in 1942.
6. Cloquet fire -- Sparks from the local railroad caused this massive fire in Cloquet, Minn., that burned 250,000 acres and killed 559 people in 1918.
5. Iroquois Theater fire -- The deadliest theater fire in U.S. history killed 602 people after a light shorted and ignited a muslin curtain at the Iroquois Theater in Chicago in 1903.
4. General Slocum steamship fire -- An estimated 1,021 of the 1,342 people on board this steamship died when it caught fire and sank in New York's East River in 1904.
3. Peshtigo fire -- This 1871 firestorm caused the most deaths by fire in U.S. history, killing more than 1,100 people in Peshtigo, Wis.
2. S.S. Sultana steamboat explosion -- This Mississippi River steamboat paddlewheeler exploded and sank near Memphis, Tenn., in 1865, killing 1,547 people.
1. World Trade Center explosion -- More than 2,600 people perished after two planes crashed into New York's World Trade Center on Sept. 11, 2001, causing intense fires that ultimately led to the Twin Towers' collapse.
The Madison Police Department said officers responded to a report of a crash with an injured person at 9:30 a.m. on Highway 51, or North Stoughton Road, at East Washington Avenue. Click/tap for story.
A baby fox found near a Middleton parking lot believed to be orphaned is recovering under care from a wildlife rehab group. A second fox found nearby died shortly after it was discovered March 22.
Westbound Interstate 39/90 in Janesville has been closed since 2 a.m. Friday due to a chemical spill that has sent the Madison Fire Department hazmat team into action.
Last boat outing with lunch in front of the Terrace!
Share a picture that shows us why you love Madison.
Share your school's earth-friendly project and you could win an awesome prize!
Roku media streamer
WISC-TV and Channel3000.com were the first local news channel delivering content to the Roku box.
No email address was supplied by
To complete your registration on this site, please supply an address.
Please confirm or modify the email address to which you will have subscription offers sent.
For a more personalized experience, please supply the following optional information.


text:
+ - Edible RFID Tags
Submitted by giampy
giampy (592646) writes "New Scientist is reporting that Kodak has filed a patent for edible RFID tags. "The tags would be covered with soft gelatin that takes a while to dissolve in the stomach. After swallowing a tag a patient need only sit next to a radio source and receiver". They claim that these tags could be embedded in pills and used to monitor a person digestive system, among other things."


text:
- Your file is being downloaded. It will remain available for download from the "My Files" section of your member area for 72 hours.
洗濯© kojikoji - See portfolio
|Size (?)
|Pixel / Inches
|Add to cart
|Direct Download
|Standard XS
|337 x 357 (0.1 MP)4.7 '' x 5.0 '' (72 dpi)
|1 credit
|Standard S
|673 x 713 (0.5 MP)9.3 '' x 9.9 '' (72 dpi)
|3 credits
|Standard M
|1339 x 1419 (1.9 MP)4.5 '' x 4.7 '' (300 dpi)
|6 credits
|Standard L
|1869 x 1980 (3.7 MP)6.2 '' x 6.6 '' (300 dpi)
|8 credits
|Standard XL
|2714 x 2874 (7.8 MP)9.0 '' x 9.6 '' (300 dpi)
|10 credits
|Standard XXL
|3763 x 3986 (15.0 MP)12.5 '' x 13.3 '' (300 dpi)
|12 credits
|Vector V
|Fits any dimensionFits any dimension
|6 credits
|Extended XV
|Fits any dimensionFits any dimension
|80 credits
|kojikojiSee portfolio
|Image reference
|Descriptive Category
|People On Location House
|Lifestyles Family Family at Home
["cleaning","cleanser","family","garment","homemaker","house","housekeeping","washer"]cleaning cleanser family garment homemaker house housekeeping washer
The vector illustration "洗濯" from kojikoji is available on Fotolia under a Royalty Free license from 1 credit (Credit from $0.74).
Available in AI/EPS and JPEG formats, this vector file may be downloaded for all kinds of professional uses. The V and XV files are delivered in AI/EPS. To modify this file, vector editing software such as Adobe Illustrator, Freehand, or CorelDRAW is required. JPEG files are available in different resolutions (up to 3,763 x 3,986 pixels in 300 DPI).
The author of this picture, kojikoji also has 4 images in the same series.
To download this vector file, you can buy Fotolia credits or purchase a subscription plan and benefit from the amazing price of $0.19 per image.
The V and XV licenses are vector files (AI, EPS).
To modify this file, vector editing software such as Adobe Illustrator, Freehand, or CorelDRAW is required. All other licenses are JPEG files.


text:
Art Show Registration
Art Show 2015
We will be at the same hotel as before, and the photo below is from our time at the Handlery Hotel - but the new room will be similar. Art fees for ConDor will be $15 per 4'x4' panel and $15 per half-table. If you're interested, be sure to let us know.
You may download and print the ConDor application form, you to can apply for a space in the ConDor Art Show. If you think that you should have gotten something in the initial mailing, you can contact me via our contact page, and I can check to see if you were on the initial list (and will get you an application by return mail).
You can reserve your space immediately using PayPal and selecting your choice below. Then press View Cart button to take you to the PayPal site. Once you get to the PayPal shopping cart page, Please make sure everything is correct (name, address, & number of memberships) before checking out.
If you have questions regarding the Art Show, please contact us.
Home | Events | Registration | Location / Hotel | News
About ConDor | Art Show | Dealers | Merchandise | Contact Us
Use of this Site signifies your agreement to Terms and Conditions. Copyright © 2014 C.A.A.S.M., A Non-profit Organization.
All rights reserved worldwide. Site Design by Todaro Communications, Inc.


text:
A great welcome to this rural hotel, being given luscious home-made cake to nibble while the receptionist explained how to drive into Siracuse/Ortigia, handing us useful maps and recommendations of the best tourist sights, as well as advice on where to park. If you don't fancy driving yourself into town, I noticed that they do offer transport for a small charge, which could be useful in the high season.
Our comfortable room was across the attractive courtyard, with an outlook towards the elegantly-shaped swimming pool fringed with orange trees.
The staff were absolutely delightful, and adept at remembering from one day to the next our preferences for fizzy water with dinner, or special coffee at breakfast. Meals were taken in the first-floor restaurant, across a courtyard (stairlift provided for the less mobile). Good quality dinner, with sensibly limited number of choices; breakfast included freshly squeezed orange juice, delicious coffee, and cooked dishes, as well as the usual huge range of Sicilian sweet pastries.
Games room with football table, ping-pong etc, and extensive grounds around the cloverleaf-inspired swimming pool.
Lovely place; wish we could have stayed longer.
Be sure to print out the driving directions from the hotel website before you leave home; you'll never find it without them!
- Reservation Options:
- TripAdvisor is proud to partner with Expedia, Booking.com, Travelocity, Venere, Priceline, Splendia, Agoda, Hotels.com, TripOnline SA, Odigeo and Tingo so you can book your Hotel Borgo Pantano reservations with confidence. We help millions of travelers each month to find the perfect hotel for both vacation and business trips, always with the best discounts and special offers.
- Also Known As:
- Hotel Borgo Pantano Sicily/Syracuse, Italy


text:
BELOIT, Wis. - The Kernels and Snappers played into the top of the second inning before the game was suspended because of rain with the score tied 0-0. The game will be resumed on Saturday at 4:30 p.m. A seven-inning game will be played following the completion of the suspended game.
The teams played a scoreless first inning, and the second inning began with Kernels third baseman Bryan Haar drawing a leadoff walk. At that point, the tarp was put on the field because of rain and high winds. Hail started to fall, the rain picked up, and officials eventually called the game.
The series will wrap up on Sunday afternoon at 2:00 p.m.
The Kernels return home on Monday night to take on the Wisconsin Timber Rattlers, the Midwest League affiliate of the Milwaukee Brewers. Monday game at 6:35 p.m. opens up a seven-game home stand for Cedar Rapids. Monday is Dollar Monday, which features $1.00 regular hot dogs, popcorn, ice cream sandwiches, chips, and Cracker Jacks.
Tickets are available at www.kernels.com. You can also visit the Kernels Ticket Office at Veterans Memorial Stadium or call 319-896-7560. Morgan Hawk brings you the action of all Kernels games live on KMRY Radio (93.1 FM/1450 AM) and online at www.kernels.com.
Top Stories on MiLB.com
- Phillies' Nola fans four in Spring Training debut
- The greatest hits from last season's road trips
- Mariners lefty Rollins suspended 80 games
- Prospects Lindor, Owens reassigned to Minors
- Royals' Finnegan begins climb back to big stage
- Reynolds, Bowman pave way to Mets' victory
- Phillies' Crawford out with strained oblique
- MiLB announces ump school changes
From MiLB.com Blogs
- Ben's Biz Blog: Gearing Up to Get Out
- MiLB Prospective: Minoring in Twitter: Minor Leaguers get tons of free stuff, and Ben Verlander watched a game with Kate Upton


text:
Part Time Jobs in New Monmouth, New Jersey ( NJ )
If you're looking for part time jobs, student jobs or jobs for teens in New Monmouth, New Jersey, you've come to the right place! Chances are that GrooveJob.com has the right job for you and wants to be your only source for finding part time jobs in New Monmouth, New Jersey.
We've got plenty of part time and summer jobs in New Monmouth, New Jersey. Check out the list of employers below who are accepting applications for part time jobs in your town. Remember to check back with Groovejob.com on a regular basis. We add new part time job listings to our database every week, so you'll find new opportunities every time you check back with us.
|Browse by Employer (Click On Logos)
Jobs by Title
UberX Driver Partner ( Part Time Independent Contractor)
…your own car. Driving with Uber is a great way to earn cash whether you're working part time , going to school, or seeking out an...
Middletown, NJ
UberX Driver Partner (Full Time Independent Contractor)
…any ridesharing platform around. What you need to know: FLEXIBLE SCHEDULE : Why stress about part - time or full- time ? Work on your...
Middletown, NJ
Part - time Sales Associate Sears Home Services- Middletown NJ job in
Requisition ID: 441161BR Job Function: Sales Employment Category: Regular Part - time State: New Jersey (NJ) State or Province/City:...
Middletown, NJ
AVON Independent Sales Representative
AVON Independent Sales Representative Location: Work from home; Work online; Part - time or Full Time Opportunity : At a time when...
New Monmouth, NJ
Home Workers Wanted: Part Time /Full Time (Data Entry, Work From Home Positions)
…are dependable and looking to make as much as $350-$1,200 per week, or more working part time or full time . You work on your own...
New Monmouth, NJ
Waiter / Waitress / Server (Full- Time & Part - Time )
We are a nationally recognized restaurant chain looking to hire full- time and part - time waiters, waitresses, and food...
Picker / Packer - Warehouse Workers (Full- time / Part - Time )
Looking for new team members to pick and pack in our distribution warehouse. We have both full- time and part - time positions available...
Bus Coordinator, Part Time
…The individual in this job is responsible for the systematic checking of bus tickets either digital, electronic device or paper. This...
New York, NY
Meals on Wheels Deliverer ( Part - time )
Meals on Wheels Deliverer ( Part - time ) Job Summary:Responsible for the delivery of a daily meal to all clients on their assigned route....
New York, NY
Part - time photographer - Entertainment and Media Industry Opportunity
…units. This position is part of a 4-member team comprised of two part - time photographers and one full- time photographer...
New York, NY
Part - time Sales Associate Sears Home Services- Staten Island NY job in
Requisition ID: 440116BR Job Function: Sales Employment Category: Regular Part - time State: New York (NY) State or Province/City: STATEN...
Staten Island, NY
Sales Associate Opportunities, Part Time (New York City Stores)
…include: Clientelling Visual merchandising Stock management & replenishment Training and product knowledgePersonal Profile:...
New York, NY
Part - Time Sales Associates, Men's Floor - Prince Street Club Monaco
…and customer service Excellent English communication- verbal and written Excellent time management/project skills Strong attention to...
New York, NY
Supervisor, Manufacturing - 3rd Shfit (Maspeth, NY)
…other federal, state or local protected class. Talent Area: Supply Chain Location: Maspeth, NY, USA Requisition Number: 20179 Full or ...
City Driver Part - Time Combined Dock/P&D
…of Duties: Job responsibilities include but are not limited to: the pickup and delivery of cargo trailers, the pick and delivery of...
Brooklyn, NY
Hourly Shift Coordinator
…As a leader, you are expected to help guide, motivate, and mentor others in the restaurant, while also developing your management skills...
Staten Island, NY
Marketing Assistant (no exp. req'd, part time + full time )
Marketing Assistant (no exp. req'd, part time + full time )We are immediately hiring part time and full time Marketing Assistant...
Staten Island, NY
Part Time School Bus Drivers WANTED - Training Available
School Bus Driver - Part Time (Transportation) If you are a dependable and safety-minded individual seeking a great part - time ...
Howell, NJ
Retail Associate ( part time or full time )
Famous Footwear is seeking part time and full time Retail Associates to work flexible shifts across our nationwide stores. If you are...
New York, NY
Tag / Title / DMV Associate ( part time or full time )
AutoNation is seeking part time and full time Tag / Title / DMV Associate positions to work at our retail automotive locations....
Staten Island, NY
|<< First < Previous 1 2 Next > Last >>


text:
Visit our other Wisconsin Historical Society websites!
Refine or narrow your results by clicking any term in the gray boxes below.
Expand your results by removing any breadcrumb in a gray outlined box above. Click on the blue "X" to remove the term.
Narrow your results by entering a keyword into the search box above. Then click the "Search Within" checkbox, then click on the orange "Search" button.
If you did not find what you are looking for or you did not get any results, try changing your search term(s). See our Search Help page for more tips.
Date: 1937
Description: Female employees inside the teletype room at International Harvester's general office.
Date: 1930-08-12
Description: Elevated view of the Ringling Brothers Circus at Madison airport from the top of a hangar located on Coolidge between North and Kedzie.
Date: 1941-07-11
Description: Worksheds filled with stacked logs and wagons at "Walden", the estate of Cyrus McCormick, Jr.
Date: 1980-10-16
Description: Magda Herzberger holds two pinecones in her hands while standing in the yard at her home.
Description: Stereoview upriver of a man sitting on a rock on the dells of the St. Louis River, below the Cauldron.
Date: date unknown
Description: Elevated view from bluff overlooking the railroad tracks and yard along the Mississippi River. A group of men are gathered on the track near stacks of lumb...
Date: 1875 ca.
Description: Train at the Kilbourn City (now known as Wisconsin Dells) railroad depot, with a crowd of people on the platform.
Description: A road crew repairs a street.
Description: The Retzlaff's own this antique potato planter, which was purchased from Ed Radke, a long time Theresa resident.
Description: View of K&I Drawbridge during its first opening. Published by Bruno Knoefel & Son.
Date: 1921
Description: A view of the central business district from the end of a bridge. The post office on the right with a small group of men and children in front. An automobi...
Date: 1875
Description: Corner of Mitchell and S. 5th Street. The twin towered building seen today was completed in 1873.
Date: 1957-12-13
Description: Jody Epply, 20, of Oshkosh, a junior in the college of nursing, honorary regimental commander of the Marquette University Reserve Officers' Training Corps,...
Date: 1970-04-26
Description: A high point of the weekend was the marriage on Sunday of Robert Leslie and Barbara Swenson of the band Northern Comfort. The bride wore flowers in her hai...
Date: 1971-01-10 ca.
Description: Poster advertising the visit of Defense Secretary Melvin Laird to the University of Wisconsin-Madison. Features a caricatured Laird sitting in an airplane...
Date: 1930
Description: South American advertising poster for Deering 1.5, 3, 6, and 10 horse power Type M stationary engines distributed by International Harvester Company Argent...
Description: The municipal sand-bottomed swimming pool was a popular spot to cool off in the summer months.
Description: Informal outdoor portrait of Lizzie Black and Simon Kander.
Date: 1957-07-24
Description: Donna Lou Ritchie, left, receives a $100 scholarship from the Dane County Medical Assistants organization. She will begin nursing studies at Madison Genera...
Date: 1957-11-17
Description: Ed Gein is escorted by three law enforcement officers to the State Crime Lab.
If you didn't find the material you searched for, our Library Reference Staff can help.
Call our reference desk at 608-264-6535 or email us at:
© 1996-2015 Wisconsin Historical Society, 816 State Street, Madison, WI 53706


text:
Music Festivals 2014
Music Festivals 2015
Music Festivals 2016
Film Festival Guide NEW!
Tour Dates NEW!
HAPPENING RIGHT NOW: Pemberton Music Festival 2015 announced its lineup and tickets are on sale! The 2015 Wireless Festival has updated its lineup and announced a Wireless 10 party.
THIS WEEK: Mysterland USA has announced its pre-party campground lineup, Bestival Toronto 2015 added Banks to its lineup, Shambhala Music Fest 2015 Village Stage lineup is out, Summer Sonic 2015 added a lot more acts to its lineup and the 2015 Latitude Festival announced its Lake Stage lineup. The 2015 Sasquatch Festival added Sleater-Kinney, Madeon, Angel Olsen & more to its lineup, the 2015 V Festival added more acts to its lineup, Rock In Rio 2015 updated its lineup, and the 2015 Latitude Festival added more names to its lineup as well. The 2016 Ultra Music Festival dates have been made official. Check out the Ultra Music Festival videos & live sets from this weekend's festival.