text:
A three-dimensional circuit and methods for fabricating such a circuit are described. The three-dimensional circuit includes a plurality of stacked levels on a substrate. Each level includes a plurality of all-metal circuit components exhibiting giant magnetoresistance and arranged in two dimensions, the circuit further includes an interconnect for providing interconnections between the circuit components on different ones of the plurality of levels.
1. A three-dimensional circuit comprising a plurality of stacked levels on a substrate, each level comprising a plurality of all-metal circuit components arranged in two dimensions, the plurality of circuit components on at least one of the levels comprising a plurality of memory cells, each memory cell comprising a multi-layer structure exhibiting magnetoresistance, each multi-layer structure comprising a plurality of magnetic layers at least one of which is operable to magnetically store a bit of information, a plurality of access lines integrated with the plurality of magnetic layers and configured such that the bits of information may be accessed using selected ones of the plurality of access lines and a magnetoresistive effect, and at least one keeper layer, wherein the magnetic layers, the access lines, and the at least one keeper layer associated with each multi-layer structure form a substantially closed flux structure, the circuit further comprising an interconnect for providing interconnections between the circuit components on different ones of the plurality of levels.
2. The circuit of
3. The circuit of
4. The circuit of
5. The circuit of
6. The circuit of
7. The circuit of
8. The circuit of
9. The circuit of
10. The circuit of
11. The circuit of
12. The circuit of
13. The circuit of
14. The circuit of
15. The circuit of
16. The circuit of
17. The circuit of
18. The circuit of
19. The circuit of
20. A three-dimensional circuit comprising a plurality of stacked levels on a substrate, each level comprising a plurality of all-metal circuit components exhibiting magnetoresistance and arranged in two dimensions, the circuit components forming logic and processing circuitry, the circuit further comprising an interconnect for providing interconnections between the circuit components on different ones of the plurality of levels.
21. A three-dimensional circuit comprising a plurality of stacked levels on a substrate, each level comprising a plurality of all-metal circuit components exhibiting magnetoresistance and arranged in two dimensions, the circuit components forming linear analog circuitry, the circuit further comprising an interconnect for providing interconnections between the circuit components on different ones of the plurality of levels.
22. A system-on-a-chip, comprising a three-dimensional circuit comprising a plurality of stacked levels on a substrate, each level comprising a plurality of all-metal circuit components exhibiting magnetoresistance and arranged in two dimensions, the circuit components comprising a plurality of all-metal memory cells, each memory cell comprising a multi-layer structure exhibiting magnetoresistance, the circuit components further comprising support electronics for controlling access to the memory cells, logic and processing circuitry, and linear analog circuitry, the circuit further comprising an interconnect for providing interconnections between the circuit components on different ones of the plurality of levels.
23. A memory system, comprising a plurality of stacked levels on a substrate, each of first selected ones of the stacked levels comprising a plurality of all-metal memory cells arranged in two dimensions, each memory cell comprising a multi-layer structure exhibiting magnetoresistance, each multi-layer structure comprising a plurality of magnetic layers at least one of which is operable to magnetically storing one bit of information, and a plurality of the access lines integrated with the plurality of magnetic layers and configured such that the bit of information maybe accessed using selected ones of the plurality of access lines and a magnetoresistive effect, wherein the magnetic layers and the access lines are part of a substantially closed flux structure, and wherein second selected ones of the stacked levels comprise support electronics for facilitating access to the memory cells, the support electrodes comprising a plurality of active circuit components, each active circuit component comprising a network of multi-layer thin-film elements at least one of which is operable to exhibit magnetoresistance, and a conductor magnetically coupled to the at least one thin-film element for controlling operation of the transpinnor, wherein each active circuit component is operable to generate an output signal which is a function of a resistive imbalance among the tin-film elements and which is proportional to a power current in the network of thin-film elements.
24. The memory system of
25. A three-dimensional circuit comprising a plurality of stacked levels on a substrate, each level comprising a plurality of all-metal circuit components arranged in two dimensions, the plurality of circuit components on at least one of the levels comprising a plurality of memory cells, each memory cell comprising a multi-layer structure exhibiting magnetoresistance, the plurality of memory cells being arranged in a plurality of substantially identical and interchangeable memory array modules, the memory array modules being arranged in the two dimensions and stacked to form at least a portion of the stacked levels, the circuit further comprising an interconnect for providing interconnections between the circuit components on different ones of the plurality of levels.
26. The circuit of
27. The circuit of
28. The circuit of
29. The circuit of
30. The circuit of
31. The circuit of
32. The circuit of
33. A three-dimensional circuit comprising a plurality of stacked levels on a substrate, each level comprising a plurality of all-metal circuit components arranged in two dimensions, the plurality of circuit components on at least one of the levels comprising a plurality of active circuit components, each active circuit component being operable to generate an output signal based on a magnetoresistive effect the circuit further comprising an interconnect for providing interconnections between the circuit components on different ones of the plurality of levels.
34. The circuit of
35. The circuit of
36. The circuit of
37. The circuit of
38. The circuit of
a plurality of magnetic layers, at least one of the magnetic layers being for magnetically storing one bit of information;
a plurality of the access lines integrated with the plurality of magnetic layers and configured such that the bits of information may be accessed using selected ones of the plurality of access lines and a magnetoresistive effect, and
at least one keeper layer;
wherein the magnetic layers, the access lines, and the at least one keeper layer form a substantially closed flux structure.
39. The circuit of
40. The circuit of
41. The circuit of
42. The circuit of
43. The circuit of
The present application claims priority from U.S. Provisional Patent Application No. 60/436,103 for MANUFACTURING OF 3D ELECTRONIC COMPONENTS AND OF 3D NONVOLATILE MEMORY COMPONENTS filed on Dec. 20, 2002, the entire disclosure of which is incorporated herein by reference for all purposes.
The present invention relates to electronic systems and, more specifically, to electronic and data processing systems constructed using all-metal circuit components. Still more specifically, the present invention provides techniques for constructing all-metal, three-dimensional circuits in which circuit components are stacked on top of one another.
Semiconductor technology provides the foundation of practically all electronic systems. The device density of silicon technology has increased steadily in the decades since its introduction and, until recently, roughly conformed to Moore's law which states that the device density of silicon chips doubles every eighteen months. That is, in recent years, the rate at which the bit density of silicon memories has improved has increasingly fallen short of the rate predicted by Moore's law. The limitations of semiconductor technology are readily apparent in the widening gap between its future potential and its past performance. There are a number of reasons for this.
In spite of the fact that the finer manufacturing geometry is aimed at offsetting the area increase brought about by the doubling of the transistor number, in practical terms the increase in number of transistors has increased the silicon area and the manufacturing costs.
The basic building element of semiconductor-based electronic components is the transistor. The quality of a transistor is directly determined by, among other factors, the perfection of the crystalline substrate structure used to manufacture it. Using currently available techniques, integrated circuits, which are collections of multiple interconnected transistors, can be reliably assembled only as �planar� or 2D structures because transistors can be built only on the top surface of a crystalline silicon wafer. Attempts to deposit silicon atoms, organized in perfect crystalline patterns, on top of an oxide, metal layer, or other layers have been unsuccessful thus far. Technology advances such as polycrystalline silicon structures and chemical-mechanical polishing have been utilized to build inferior quality transistors with reduced performance and increased dimensions.
In addition, improvements in transistor performance are limited by physical and process technology constraints. For example, as the feature size of silicon devices shrinks, undesirable effects occur including the loss of information through charge leakage, high oxide breakdown, and power consumption problems. Inherent limitations such as the non-scalability of p-n junctions and charge pumps also translates into an inability to take full advantage of advances in lithography.
Memory systems which incorporate mechanical elements, e.g., disk drives, are also facing technological obstacles relating to storage density such as, for example, the difficulty of mechanically aligning a read head with increasingly smaller storage locations on a magnetic storage medium. Access times for such memories are also typically orders of magnitude greater than that of the semiconductor memories which they complement. Such memories are also vulnerable to a variety of environmental stresses including, for example, shock, vibration, temperature extremes, radiation, etc. In combination, such limitations impede the dual objectives of greater information density and faster information access.
The evolution of memory technologies such as FLASH and EEPROM have addressed some of these limitations in that they have much faster access time than conventional magnetic memories and are more resistant to some environmental stresses, e.g., mechanical shock. However, these �hardcard� technologies do not have sufficient storage density or capacity to support the average stand-alone or networked computer system. Indeed, with a fraction of the capacity of standard disks, FLASH and EEPROM provide only supplemental storage capacity and have the added disadvantage of a limited number of access cycles. Moreover, although FLASH and EEPROM access times are better than those of conventional mechanical systems, they are clearly inferior as compared to DRAM or SRAM access times. In addition, the high power consumption per megabyte associated with FLASH and EEPROM necessitates larger power supplies, obviating the hardcard technologies' advantage in size and weight. Therefore, although FLASH and EEPROM provide advantages with regard to speed and reliability, these memory technologies cannot achieve the capacity or endurance of conventional magnetic disk drives.
In view of the foregoing, it is desirable to provide alternatives to conventional semiconductor technologies for building electronic systems.
According to the present invention, three-dimensional structures and methods of forming such structures are provided. According to a specific embodiment, a three-dimensional circuit is provided which includes a plurality of stacked levels on a substrate. Each level includes a plurality of all-metal circuit components exhibiting giant magnetoresistance and arranged in two dimensions. The circuit further includes an interconnect for providing interconnections between the circuit components on different ones of the plurality of levels.
According to a more specific embodiment, the plurality of circuit components on at least one of the levels includes a plurality of memory cells. Each memory cell comprises a multi-layer structure exhibiting magnetoresistance. According to an even more specific embodiment, each multi-layer structure comprises a plurality of magnetic layers, at least one of which is operable to magnetically store one bit of information. A plurality of the access lines are integrated with the plurality of magnetic layers and are configured such that the bit of information may be accessed using selected ones of the plurality of access lines and the giant magnetoresistive effect. The multi-layer structure may also include at least one keeper layer. The magnetic layers and the access lines (with or without the keeper layer) are part of a substantially closed flux structure.
According to another specific embodiment, the plurality of circuit components on at least one of the levels includes a plurality of active circuit components. Each active circuit component is operable to generate an output signal based on the giant magnetoresistive effect. According to a more specific embodiment, at least one of the active circuit components is a transpinnor comprising a network of multi-layer thin-film elements, at least one of which exhibits giant magnetoresistance. The transpinnor further includes a conductor magnetically (i.e., not electrically or resistively) coupled to the at least one thin-film element for controlling operation of the transpinnor. The transpinnor is operable to generate an output signal which is a function of a resistive imbalance among the thin-film elements and which is proportional to a power current in the network of thin-film elements.
According to another embodiment of the invention, a method for fabricating a three-dimensional circuit is provided. A substrate is provided on which is formed a first level of all-metal circuit components exhibiting giant-magnetoresistance. A second level of all-metal circuit components is formed on the first level. An interconnect structure interconnecting selected ones of the all-metal circuit components on the first and second levels is formed.
A further understanding of the nature and advantages of the present invention may be realized by reference to the remaining portions of the specification and the drawings.
Reference will now be made in detail to specific embodiments of the invention including the best modes contemplated by the inventors for carrying out the invention. Examples of these specific embodiments are illustrated in the accompanying drawings. While the invention is described in conjunction with these specific embodiments, it will be understood that it is not intended to limit the invention to the described embodiments. On the contrary, it is intended to cover alternatives, modifications, and equivalents as may be included within the spirit and scope of the invention as defined by the appended claims. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. The present invention may be practiced without some or all of these specific details. In addition, well known features may not have been described in detail to avoid unnecessarily obscuring the invention.
Various embodiments of the present invention take advantage of recent advances in memory technology and electronics based on the property of giant magnetoresistance (GMR) as well as other technologies based on magnetism and the magnetic properties of materials. The present invention provides three-dimensional (3D) structures which employ all-metal circuit components (e.g., memory cells and electronic circuits) as basic building blocks, as well as techniques for manufacturing such structures. Such 3D structures are possible because the all-metal circuit components and structures employed by the present invention are not limited in the manner described above with regard to semiconductor components and structures. It should be noted that, as used herein, the term �all-metal� refers to devices and structures which do not include semiconductor materials but may (and typically do) include non-metal insulating materials.
It should be understood that this expansion of circuitry in a third dimension transcends applications and provides an enabling technology for a wide variety of electronic circuits and systems. In addition, various embodiments of the invention may be characterized by some or all of the following benefits with regard to more conventional technologies. For example, the memory cell technologies which may be employed by the present invention have the potential to surpass the highest bit density achievable with current mechanical storage technologies while enjoying the attendant advantages of solid-state technologies, e.g., speed and ruggedness. In addition, expansion of the all-metal circuitry in the third dimension does not diminish the performance characteristics of that circuitry compared with the two-dimensional disposition.
And because silicon circuit fabrication costs are generally proportional to area rather than volume, the 3D technologies described herein also have the potential for surpassing the lowest cost per bit achievable by current technologies. In addition, the 3D structures enabled by the present invention typically result in shorter connections between circuits and components which, in turn, may result in reduced power consumption, increased operating speeds, and reductions in undesirable transmission line effects.
It should also be noted that because the all-metal components employed by various embodiments of the invention are inherently radiation hard, there is no need for the expensive measures required to ensure the survivability of semiconductor-based systems in intense radiation environments. Moreover, specific embodiments of the invention also benefit from the fact that logic-level margins for some all-metal circuit components remain stable with decreasing feature size. That is, for example, as will be described, the logic levels associated with transpinnor components are independent of features size and therefore remain robust as features sizes shrink. As is well known, this is not the case with semiconductor technologies which experience severe logic-level margin degradation as features sizes are reduced.
Exemplary implementations of all-metal memories which may be used with various embodiments of the present invention are described in U.S. Pat. No. 6,483,740 for ALL-METAL GIANT MAGNETORESISTIVE MEMORY issued on Nov. 19, 2002, the entire disclosure of which is incorporated herein by reference for all purposes.
Examples of memory cells for use with the present invention are described in U.S. Pat. No. 5,587,943 for NONVOLATILE MAGNETORESISTIVE MEMORY WITH FULLY CLOSED FLUX OPERATION issued on Dec. 24, 1996, and in U.S. Pat. No. 6,594,175 for HIGH DENSITY GIANT MAGNETORESISTIVE MEMORY CELL issued on Jul. 15, 2003, both of which are incorporated herein by reference in their entireties for all purposes. Specific examples of such storage cells and basic theories of operation will be described below.
Beginning at the upper right quadrant, both top and bottom layers 130 and 134 are saturated in the same direction. If the applied field H is reduced to substantially zero and then reversed in direction, the layer having the lower coercivity switches first, as shown by the cross section in the upper left quadrant. The switching occurs when the field is equal to the sum of the coercivity of the lower coercivity film plus the coupling field.
As the applied field H is increased in the negative direction, the film layer having a higher coercivity switches directions, as depicted in the lower left quadrant. This switching occurs when the field magnitude is equal to the coercivity of the higher-coercivity film less the value of the exchange coupling. Thus, switching is carried out in such films in a two-step process.
Readout of the memory cell of
Those of skill in the art will understand how each of the states may be written to memory cell 402. That is, layer 406 is magnetized first by the application of a magnetic field which overcomes the layer's coercivity. Because of its lower coercivity, layer 404 is also magnetized in the same direction, at least initially. The antiparallel state of layer 404 may then be written by application of a second magnetic field of the opposite orientation which is sufficient to overcome the coercivity of layer 404 but not layer 406.
The reading of the information stored in memory cell 402 will now be described with reference to
If, on the other hand, there is no difference between R1 and R2, the initial state could have been either �00� or �10�. If all that is desired is to determine the state of the low coercivity layer 404, i.e., �0� in both instances, no further action need be taken. However, if the state of layer 406 must be determined, a second magnetic field may be applied in the direction opposite to the first magnetic field, e.g., to the left in this example, and a third resistance value R3 measured (column 4). If R3−R2 is greater than zero, the initial state is determined to be �00�; if less than 0, the initial state is determined to be �10� (column 5). The initial state is then rewritten to the cell.
Although specific embodiments of the invention (such as the one described above with reference to
According to various other embodiments of the present invention, memory cell designs are provided in which multiple bits of information may be stored in one memory cell. Specific embodiments will be described below in which 2, 3, or 4 bits of information may be stored in one memory cell and which employ either destructive read out (DRO) and nondestructive read out (NDRO). It will be understood, however, that particular ones of these designs may be generalized to store more bits of information than described.
Three embodiments which employ DRO will now be described with reference to
It should be noted that insulation layers are represented by the blank spaces between the layers shown. These layers were omitted for purpose of clarity. In addition, the various layers are shown having different widths for illustrative purposes. However, the layers of actual embodiments are typically the same width. Finally, it will be understood that the vertical dimension of the figures of the application are often exaggerated for illustrative purposes.
A memory module based on the memory cell of
One can understand how to write to the dibit memory cell 602 of
When, on the other hand, the current in word line 608 is antiparallel to that in sense-digit line 610 and the amplitudes of the currents are substantially equal, the combined field outside of lines 608 and 610 is effectively zero while the field between the lines, i.e., the field experienced by cobalt layer 604, is doubled. Thus, cobalt layer 604 may be written using coincident currents in the word and sense-digit lines of opposite polarity, each of which may have a field less than HC but whose combined sum is greater than HC.
According to a specific embodiment, the procedure for reading dibit memory cell 602 involves several steps. Initially, the resistance of sense-digit line 610 is measured. A logic state, e.g., a �1�, is then written to cobalt layer 604 with coincident currents in access lines 608 and 610 as described above. The resistance of sense-digit line 610 is then measured again. If it has changed, it is determined that the initial state of layer 604, i.e., the bit of information originally stored in layer 604, is different than the current state, e.g., if the layer was written as a �1� it must have previously been a �0�. If the resistance has not changed, the opposite conclusion is established, i.e., that the bit of information originally stored in layer 604 is the same as in the current state.
The state of layer 606 may subsequently be determined by reversing the state of layer 604 and comparing the resulting resistance to the last resistance measurement. The state of layer 606 may then be determined from whether the resistance increases or decreases. For example, if the top layer is switched from a �1� to a �0� and the resistance decreases, the bottom layer must be a �0�, i.e., the magnetization vectors of the two layers are now aligned. By contrast, if in such a scenario the resistance increased after such a switch, the bottom layer must be a �1�, i.e., the magnetization vectors of the two layers are now antiparallel. After a read operation, the original states of layers 604 and 606 may be rewritten as required. Of course, it will be understood that a read operation may be performed to determine the state of both of the storage layers as described above, or to determine the state of either of the films separately.
It will be understood that variations on the structure of memory cell 602 may be made without departing from the scope of the present invention. For example, the respective coercivities or compositions of storage layers 604 and 606 may be varied. In addition, the current amplitudes of the current used to access memory cell 602 need not necessarily be equal to enable operation according to the principles of the present invention.
Memory cell 702 has four cobalt storage layers 704, 706, 708 and 710 each of which is capable of storing one bit of information. The cell access lines include a copper word line 712, a copper sense-digit line 714, and a copper inhibit line 716. The term �inhibit line� is used in reference to the inhibit line of the old ferrite core memories which employed three wires per cell. According to a specific embodiment of the invention, an inhibit line allows a 3:1 ratio of field at selected to unselected locations, which is larger than the 2:1 ratio when there is no inhibit line. According to some embodiments, the inhibit line of the present invention links all of the bits in an array. According to other embodiments, the inhibit line does not link all bits in the array. Rather they are configured to run diagonally through the array and are furnished with their own selection matrix.
As will become apparent, in three-bit embodiments, the magnetization states of storage layers 704 and 710 (and thus the information stored therein) are not independent. That is, each is magnetized in the opposite direction of the other. According to other embodiments (discussed below), this symmetry can be broken using a variety of techniques such that each of the four storage layers may be written and read independently.
According to the three-bit embodiment, the storage layers of memory cell 702 are characterized by substantially equal coercivities and may be written by the application of different combinations of coincident currents in the three access lines. The fields generated as a result of the applied currents are given by:
From these equations, it can be seen that layers 706 and 708 may each be switched with a current pulse combination that will not switch any other film in the cell. For example, if Iw=+Hc/3k and Ii=Id=−Hc/3k, then the field at layer 706 is Hc, while the field at layers 704 and 708 is Hc/3 and the field at layer 710 is −Hc/3. That is, there is a three-to-one ratio between the field at the desired storage layer and each of the other storage layers. It can also be seen, however, that in this particular embodiment where the coercivities of layers 704 and 710 are substantially equal, these layers do not switch independently. That is, a field combination that switches one of these two layers will switch the other in the opposite direction. Thus, in such an embodiment where layers 704 and 710 are interdependent in this way, only three bits of information may be stored in or retrieved from memory cell 702.
To effect reading of the information in three-bit memory cell 702, the control electronics for word line 712 and sense-digit line 714 are the same. That is, low-level gates and pre-amps are situated at the ends of each making the word lines, in effect, word-sense lines. The reading of an individual cobalt storage film is achieved in much the same way as described above with regard to dibit memory cell 602. That is, the resistance of the access line to which the storage film of interest is attached is measured. A logic state is then written to the storage film of interest and the resistance of the associated access line measured again. If the resistance changes, the storage film was originally in the opposite state of the logic state that was just written. If the resistance does not change, then the current logic state is the same as the original logic state. Also as described above with reference to dibit memory cell 602, the state of the other storage film associated with the same access line may be determined by switching the first film again and determining whether the resistance goes up or down.
According to various specific embodiments, memory cell 702 is modified such that all four storage layers may be used to store independent bits of information. That is, memory cell 702 has enough storage layers to store four bits of information. However, as discussed above, if the coercivities of the layers are substantially equal, any current pulse sequence which writes storage layer 704 to a particular logic state will also write storage layer 710 to the opposite state.
According to a first embodiment, memory cell 702 becomes a four-bit memory cell with the addition of another access line (placed, for example, above cobalt layer 1) to break the symmetry which results in the interdependency of layers 704 and 710. This embodiment requires an additional masking level and an additional selection matrix to control the added access lines.
According to a second embodiment, the compositions of storage layers 704 and 710 are made sufficiently different such that their switching thresholds require different field strengths for switching. This may be accomplished, for example, by depositing a permalloy layer directly over the cobalt film of storage layer 704. This will give layer 704 a lower coercivity than layer 710. Thus, when coincident currents are applied to the access lines, the resulting fields will write layer 704 before writing layer 710.
According to a third embodiment, the separation spacing between the keepers and the cobalt storage films is adjusted such that demagnetizing fields become significant enough to break the symmetry. This embodiment takes advantage of the fact that even a perfect keeper doesn't completely cancel the demagnetizing field of a finite size magnetic film spaced a nonzero distance from the keeper. Such a demagnetizing field is proportional to the distance between the magnetic filed and the keeper. This demagnetizing field can be used to break the symmetry and allow both layer 704 and layer 710 to be written to the same state. For example, if one wishes to write a �0� to both layers 704 and 710, a pulse combination may first be applied which writes a �1� to layer 704 and a �0� to layer 710. A �1� is then written into each of layers 706 and 708. This results in a demagnetizing field which tends to bias layers 704 and 710 toward the �0� state. Thus, when a subsequent pulse combination is applied which tends to write layer 704 in the �0� state and layer 710 in the �1� state, only layer 710 is switched. This leaves both layers 704 and 710 in the same state, e.g., �0�. Layers 706 and 708 may then be written independently.
According to a fourth embodiment, a keeper layer replaces a portion of the center of line 716. This shields layers 704, 712 and 706 from the field generated by currents in layer 708, 714 and 710, and vice versa. This removes the redundancy and allows four bits of information to be independently stored.
The four-bit embodiment of memory cell 702 may be read in much the same way as the three-bit embodiment described above. According to a specific embodiment, this may be done by switching only the interior bits (i.e., layers 706 and 708) and using the read procedure described with reference to the dibit memory cell 602 of
According to further specific embodiments of the present invention, multi-layer memory cells are stacked to achieve increased information storage density. A double-density stacked memory cell 802 designed according to one such embodiment is shown in
The reading and writing of memory cell 802 will now be described with reference to the
Because the conductivity of copper is much larger than that of cobalt, the approximation that all of the current in sense-digit line 804 is carried by the copper layers may be made. Using this approximation, it can be seen that the magnitudes of the fields in layers 806 and 812 are approximately three times the magnitudes of the fields in layers 808 and 810. For example, the field experienced by cobalt layer 808 from copper layer 814 is cancelled by the field from copper layer 816, leaving only the field component from copper layer 818. By contrast, cobalt layer 806 experiences positive field contributions from each of the copper layers. This difference in field magnitude is the basis for operating the stacked memory cells of the present invention.
The writing of the dibit memory cell 802 according to a specific embodiment of the invention will now be described with reference to
A current in sense-digit line 804 will result in a magnetic field in cobalt layer 808 which is equal and opposite to the field experienced by cobalt layer 810. When a coincident current is applied to word line 822, the resulting field will add to the field in one of layers 808 and 810 and subtract from the other. This makes it possible to write to either one of layers 808 or 810 without disturbing the other. So, for example, to write to layer 810, a current which produces a field of magnitude HC/2 at layer 810 is applied to sense-digit line 804 in the direction out of the page (see
To read the information stored in dibit memory cell 802 the magnitude of the read current in sense-digit line is ⅓ of that of the write current. This results in a field of HC/2 at layer 806 and −HC/2 at layer 812. The resulting fields at layers 808 and 810 are of magnitude HC/6 and will therefore not cause any switching of these layers. To read the information in layer 808, layer 806 is written, i.e., magnetized, in a first direction and the resistance of sense-digit line 804 is measured. Layer 806 is then written in the other direction and the resistance measured again. The two resistance measurements are then compared. The resistance will be lower when layers 806 and 808 are magnetized in the same direction, and higher when they are magnetized in opposite directions. Therefore, the direction of magnetization of layer 808, i.e., the logic state stored in layer 808, may be determined from the comparison of the resistance values. The reading of layer 810 is achieved using the same procedure with layer 812.
A quadruple-density stacked memory cell 1002 designed according to another embodiment of the present invention is shown in
As with dibit cell 802, the four bits of information of quadbit cell 1002 are stored in the two center cobalt layers of each of sense lines 1004 and 1005. The fields on the top and bottom data bit layers of sense line 1004 will be denoted H1 and H2, respectively. The fields on the top and bottom data bit layers of sense line 1005 will be denoted H3 and H4, respectively. The term k will be used to represent the constant of proportionality between the magnetic field and current on the surface of a stripline having the width of those in the memory (k=2π Oe/ma for a line 1 micron wide, and is inversely proportional to the width of the stripline). The current in top sense line 1004 will be denoted i1. The current in copper digit line 1006 will be denoted i2. The current in bottom sense line 1005 will be denoted i3. Using these definitions, the four fields at the four information storage layers are given by:
The read and write techniques described above with reference to dibit memory cell 802 of
According to a specific embodiment of the present invention, various memory cells of the present invention may be configured into a memory array 1100 as shown in
According to other embodiments, the bit density of the dibit and quadbit memory cells of the present invention may be further doubled by changing the shape of the word lines in an array 1100 of such devices and using separate sense and digit lines. This may be understood with reference to
As can readily be seen by comparing the array design of
Referring back to
A specific implementation of a transpinnor 1300 is shown in
As mentioned above, the resistance of each leg of transpinnor 1300 may be changed by application of a magnetic field to manipulate the magnetization vectors of the respective GMR film's layers. Such fields are generated by the application of currents in input lines 1310 and 1312 which are electrically insulated from the GMR films. Input line 1310 is coupled to and provides magnetic fields for altering the resistance of GMR films R1 and R3. Input line 1312 is coupled magnetically to and provides magnetic fields for altering the resistance of GMR films R2 and R4. If the resistances of all four GMR films are identical, equal currents in input lines 1310 and 1312 change the resistances equally and do not unbalance the bridge, thus resulting in zero output. If, however, unequal currents are applied, an imbalance results, thus resulting in a nonzero output.
The relationship between the output voltage of transpinnor 1300 and a variety of other parameters including power supply voltage, input current, GMR value, leg resistance values, and output resistance will now be described. This analysis assumes the ideal case where the resistance of each of four resistive elements R1�R4 (when in identical magnetic states) is identical, and denotes this resistance value as r. When a positive current is applied at input 1 and a negative current is applied at input 2, the various resistances are given by:
The output resistance of transpinnor 1300 is denoted r5. The current in each of resistive elements R1�R4 and r5 denoted i1�i5, respectively. The voltage drop across the entire bridge, i.e., the voltage applied to the power lead) is denoted V. From Kirchoff's laws we then have
Because the voltage drop over any path between the power lead and ground must be V,
Also of interest is the dependence of the amplification factor,
The input current must be sufficient to switch the lower coercivity, e.g., permalloy layer of the GMR films, i.e., sufficient to produce a magnetic field equal to the layer coercivity, HC. The field H produced by a current i in a stripline of width w and length L is found from Maxwell's equation, curl H=J′, to be
To derive the output current, it should be noted with reference to
It is further useful to write the resistance r as the sheet resistivity, Rsq (ohms per square) multiplied by the number of squares. The number of squares of one of the GMR resistive elements of
As discussed above, transpinnors form the basis for the all-metal support electronics for memory 100 of
It turns out that the transpinnor is extremely effective for applications in which a physical signal is to be read above an offset arising from the difference between two unevenly matched input lines. It functions as a transformer at its input, rejecting the common-mode signal between the two lines, and as a differential amplifier at its output, amplifying the physical signal. In memory 100 there is a differential transpinnor 110 coupled to each sense-digit/reference line pair such that the sense-digit line is connected to input 1 of the transpinnor and the corresponding reference line is connected to input 2 (see
When the sense-digit and reference lines of a pair are in the same magnetic state, the output of the differential transpinnor 110 should be zero. However, because of imperfections arising in the fabrication process, the resistance of a sense-digit line will typically be different than that of its reference line. Consequently, when the same voltage is applied to the two lines, different currents enter the two inputs of the associated differential transpinnor 110 causing a nonzero output, and thus the potential for error. According to a specific embodiment of the present invention, the differential transpinnor 110 for each sense-digit/reference line pair may be trimmed to compensate for this imbalance.
That is, compensation for the resistive imbalance is achieved by reducing the output of the transpinnor through at least partial reversal of one of the high coercivity, i.e., cobalt, layer. According to a specific embodiment, the other side of the transpinnor is operated with the high coercivity layer(s) saturated. The low coercivity layer(s) remains free to react to the input current, thereby producing the dynamic output. By reversing just the right percentage of the cobalt layer, the output of the transpinnor can be made to go to zero when the reference and sense-digit lines are in the same magnetic state, i.e., when it is supposed to be zero.
Equation (15b) represents the case where the currents of inputs 1 and 2 are equal in magnitude and of opposite polarity. When the currents are of the same polarity and different magnitude, the equation becomes
Since the two fractional resistance changes are unequal, i5 is nonzero. In equation (10), f(H) is the fraction of the film for which the magnetization of the high coercivity layer and the low coercivity layer (i.e., the cobalt layer and the permalloy layer) are antiparallel less that for which they are parallel. We can therefore write f(H) as the product of two terms, one representing the high coercivity layer and one representing the low coercivity layer,
The transpinnor can be set up so that the response of the permalloy to the applied field (from the current in the input line) is relatively linear for the current range of interest, i.e.,
Then, by equations (21), (25), and (26), the output current 15 of the transpinnor is given by
Equation (27) reveals that even if the sense current is different than the reference current when the line are in the same magnetic state, the output current i5 can be made zero by adjusting the magnetization in the cobalt film. Thus, for example, if the current in a sense-digit line is greater than that in the corresponding reference line, the currents can be balanced by saturating the cobalt in the reference leg of the transpinnor in the positive direction so that fc2=1 and partially reversing the cobalt in the sense-digit leg of the transpinnor such that fc1=iref/isense. This balances the input, even though the lines have different resistances. The adjustment is facilitated by the fact that the two cobalt layers can be adjusted independently. It should be noted that this technique can compensate for virtually any resistive inequality in a given sense-digit/reference line pair. This is even the case where the difference in resistance is much greater than the films' gmr values.
According to various specific embodiments of the present, there are a number of ways in which a transpinnor may be connected to a sense-digit/reference line pair. Four of these options will now be described with reference to
The four configurations of
A differential transpinnor exhibits hysteresis unless operated in a specific way. This hysteresis can be avoided if the transpinnor is biased in the hard direction of the low coercivity (e.g., permalloy) layer with a field greater than or equal to the anisotropy field. This eliminates the hysteresis and the permeability becomes very large. The high coercivity (e.g., cobalt) layer is largely unaffected because its anisotropy field is typically much larger than that of the low coercivity layer. The signal field is applied by the input lines of the transpinnor and is in the easy-axis direction.
A second method which requires no bias field is to fabricate the transpinnor with the easy axis of the low coercivity layer perpendicular to the easy axis of the high coercivity layer. The low coercivity layer thus undergoes uniform magnetization rotation rather than wall-motion switching.
A third method of dealing with transpinnor hysteresis is to initialize the transpinnor the same way before each read operation. For example, each read operation could be started by the application of a negative pulse which switches all the low coercivity layers but not any of the high coercivity layers. This erases any previous low coercivity layer history.
According to a fourth method, the low coercivity layer of the transpinnor is initialized antiparallel to the high coercivity layer, leaving it on the very steep part of the device's hysteresis curve where a small input current will produce a large output.
According to a specific embodiment of the invention, when a transpinnor is used to balance a sense-digit line against its reference line, the resistive elements of the transpinnor are adjusted such that when the sense-digit and reference lines are in identical magnetic states (i.e., with the same number of ones and zeros in the storage layers of the two lines and at the corresponding locations in each, and with the same corresponding magnetizations in the readout layers of the two lines), the transpinnor gives zero output. When a bit is changed on the reference line but not the sense-digit line, the ratio of resistances changes and the transpinnor gives a nonzero output. That is, the transpinnor is adjusted to give zero output not when both input currents are equal, but when the sense-digit line and the reference line are in the same magnetic state. Note that the voltages applied to the two lines are equal, but because the resistances are unequal, the currents in the lines are unequal. Thus, though the supply to the line pair is a constant current, the individual currents in the pair may be different.
During a read operation, the read current through the trimming transpinnor is large enough to switch its low coercivity layer, but not its high coercivity layer. Therefore, the trimming adjustment is made to the high coercivity layer (which remains in the partially switched state during the read operation), not the low coercivity layer (which needs to be free to change in response to the read current). The high coercivity layer in the transpinnor is not affected by write operations because the resistive elements of the transpinnors are not physically connected to the sense-digit lines.
When the transpinnor associated with a particular sense-digit/reference line pair is well balanced, i.e., the sense-digit line and the reference line have equal resistances, the outputs for a �1� and a �0� are as shown in
Similarly, if the resistance of the sense-digit line is greater than that of its corresponding reference line, the result is a pedestal of the opposite polarity as illustrated in
It will be understood with reference to the diagrams of
Referring once again to
According to specific embodiments, it is desirable that the GMR films for each of the SpinRAM memory elements 102 have high GMR values to achieve a favorable signal-to-noise ratio. Relatively low coercivities may also be desirable for both the high and low coercivity layers of the memory elements to ensure low switching currents, although the difference in coercivity between the high and low coercivity layers should be sufficiently large to maintain satisfactory operating margins.
The characteristics of the GMR films for the transpinnor-based elements (i.e., 104, 106, and 110) may be similar to those discussed above for the memory elements, but may differ in some respects. That is, like the memory elements, high GMR values are desirable, as is a relatively low coercivity for the low coercivity layers. However, the coercivity of the high coercivity layers can be significantly larger than that which would be acceptable for the corresponding layers of the memory elements. In addition, it is desirable that the GMR values and coercivities of the layers of GMR resistors 108 be relatively high to ensure stability.
A simplified schematic of a transpinnor-based selection matrix is shown in
At each intersection of a power current line 1702 and a transpinnor selection line 1704 is a transpinnor 1706 which delivers current to a selected word (or sense-digit) line 1708. A simplified representation of a transpinnor 1706 is shown in
A power current is applied to the column of transpinnors 1706 which includes the transpinnor corresponding to the line 1708 to be selected via one of power current lines 1702. Power being applied to each resistively balanced transpinnor results in zero output. As discussed above, individual transpinnors may be balanced to achieve this zero output using the technique referred to herein as magnetoresistive trimming. Exemplary trimming techniques which may be employed with various embodiments of the invention are described in U.S. Pat. No. 6,469,927 for MAGNETORESISTIVE TRIMMING OF GMR CIRCUITS issued on Oct. 22, 2002, the entire disclosure of which is incorporated herein by reference for all purposes.
Coincident with the application of the power current, a current is transmitted via the input selection line 1704 corresponding to the transpinnor 1706 to be selected. The field associated with this current unbalances the selected transpinnor by at least partially reversing the magnetization of at least one of the transpinnor's low coercivity layers, and thereby changing the resistance of the corresponding GMR element. The transpinnor imbalance results in a corresponding output current which is delivered to the memory array via the word (or sense-digit) line 1708 connected to the transpinnor output.
Most computer systems are based on the use of volatile main memory which is typically implemented using dynamic random access memory (DRAM) technology. The volatile nature of DRAM and its relatively high cost per bit of storage capacity has, in turn, led to the development of magnetic disk technology as the basis for the permanent mass storage component of computer memory systems. This hybrid architecture has some well known disadvantages which include, among other things, the relatively long access time for magnetic disks, increased operating system complexity, and the risk of data loss during power failures.
The block diagram of
If a requested piece of information is not present in the cache, the information must be retrieved from main memory 1808. Main memory 1808 communicates with microprocessor 1802 via memory interface 1810, is typically much larger (e.g., 16M) and slower (e.g., access times of 70 ns) than cache memory, and is typically implemented in DRAM. This main memory provides microprocessor 1802 with relatively fast access to large blocks of data as well as stores and streams data to the display.
If a requested piece of information is not present in main memory, the information must be retrieved from mass storage. Such mass storage may be provided by one or more magnetic disks 1812 which are coupled to microprocessor 1802 via disk controller 1814 and I/O bus 1816 which may be, for example, an ISA, EISA, PCMCIA, PCI, or CompactPCI bus. The typical storage capacity of such magnetic disk technology is on the order of gigabytes, but the access times are orders of magnitude slower than the other levels of the memory hierarchy (e.g., 12 ms).
The present invention provides an architecture in which each of the memories outside of microprocessor 1802 may be implemented with the all-metal giant magnetoresistive memories described herein. This type of memory will also be referred to herein as SpinRAM�. The SpinRAM technology replacement for DRAM/FLASH is also referred to as SpinRAM2 and the replacement for rotating disk storage is referred to as SpinRAM3. SpinRAM1 is the replacement for SRAM such as that used in cache memories.
An example of a unified memory architecture designed according to a specific embodiment of the present invention will now be described with reference to
It should also be noted that, although all three of the cache, system and hard disk memories are replaced in this example, some other subset of these memories (e.g., just the disk drive and system memory) may be replaced by the all-metal giant magnetoresistive memory technology of the present invention without departing from the invention.
With reference to ISA subsystem 1962, ISA SpinRAM hard card 1970 replaces the disk drive and controller of system 1900. The memory architecture of SpinRAM hard card 1970 may be, for example, any of the architectures and memory designs described above with reference to
A block diagram of a specific implementation of a SpinRAM hard card 1970 is shown in
The desired functionality of SpinRAM controller 2004 may be implemented, for example, by modifying an existing chip set, using discrete components, or designing a custom controller ASIC. The final interface between controller 2004 and the actual memory cells of SpinRAM array 2002 comprise module interface circuits (not shown) such as, for example, selection matrices 104 and 106 of
Referring back to
It should be noted that the examples of specific memory architectures described above are tailored to replace an existing installed base of computer systems in which the ways in which the different types of memories are connected to the system are artifacts of the characteristics of the memory technologies themselves, and may not take full advantage of the performance capabilities of the SpinRAM technology described herein. That is, for example, although plugging a SpinRAM hard card as a replacement for a hard disk drive may represent a simple and fast integration of giant magnetoresistive memory technology into the vast installed base of IBM compatible PCs, a more fundamental memory architecture shift is contemplated which will more readily exploit the advantages of the memories of the present invention.
This may be understood with reference to the architectural constraints of the PC bus system. Because the time required for a CPU to retrieve data from a conventional hard disk is primarily a function of disk access time rather than propagation delay through the bus controller, there is little or no penalty associated with connecting the hard disk to the CPU through the controller. Of course, this is not the case for cache and system memory which are directly connected (architecturally) to the CPU. With the fast access times of the SpinRAM technology of the present invention, it is desirable to connect SpinRAM-based mass storage to the CPU in such a way to avoid the penalty imposed by conventional PC bus architectures. Such an embodiment is shown in
System ROM 2212 is also implemented as a giant magnetoresistive SpinRAM array. System ROM 2212 may be used, for example, to store a PC's BIOS code or user applications for a palm top device. Using the byte alterable SpinRAM of the present invention for system ROM allows the capability of updating what is typically hard coded information in many of today's computer systems. According to another embodiment, cache memory 2214 may also be implemented using the SpinRAM technology of the present invention.
It will be understood that SpinRAM memory subsystem 2204 may be configured in a variety of ways and remain within the scope of the invention. That is, subsystem 2204 may comprise different subsets of memories 2208, 2210, 2212 and 2214. In addition, different subsets of these memories may be integrated in the same device or configured as separate modules.
It will be understood that the various memory architectures described herein are merely exemplary and should not be construed as limiting the scope of the invention. For example, specific implementations have been described herein with reference to a selection matrix implemented using single input transpinnors (e.g., see
In addition, it will be understood that the number of memory access lines required to access information in the individual memory cells in a memory array may vary in accordance with the structure of the memory cells and the number of bits stored in each. The number and types of access lines for a given memory cell structure may be determined by one of skill in the art of memory technology from, for example, the descriptions of various GMR memory cells herein.
Furthermore, although an example of a unified memory architecture has been described herein in the context of specific architecture types, it will be understood that a wide variety of memory architectures for computers and other systems may be employed.
As discussed above, in one such architecture a rotating disk is physically but not logically replaced with a SpinRAM array. That is, a memory controller is configured such that the rest of the system operates as if it is connected to a rotating disk, but the controller interacts with the SpinRAM array. Such an architecture eliminates the disadvantages of rotating disk memories (e.g., long access times, susceptibility to environmental conditions) without the need for extensive retrofitting or redesign of installed computer base.
Another contemplated architecture involves the partial replacement of system memory with the SpinRAM technology of the present invention. The SpinRAM portion of the system memory could, for example, be used to store data that must be preserved in the event of a power failure. According to a specific implementation, the SpinRAM portion of the system memory store a small RAM file system which provides very fast access to a subset of the system's overall file stores.
Of course full replacement of system memory with SpinRAM technology is contemplated as well. This would allow expansion of the use of system memory to include data which must be maintained through power loss and system reboots. Such a system could recover much faster than conventional systems after a power down has occurred. All that would need to be done is the normal processor power-up diagnostics and the restoration of the internal machine state. No time would be wasted reloading information from mass storage to system memory.
Another contemplated architecture replaces both system DRAM and magnetic disk storage with SpinRAM technology. The replacement of both of these memories makes possible the unified memory architecture in which most or all of a computer system's memory is implemented using a single technology, i.e., SpinRAM. Further variations of such an architecture include the replacement of other memories with SpinRAM technology including, for example, cache memory and system ROM.
A simplified block diagram of a generalized computer system based on the SpinRAM technology is shown in
It should be noted that SpinRAM technology allows the cache paradigm to be carried throughout system 2300 regardless of the number of SpinRAM levels. Thus, for example, CPU 2308 receives data from its level one cache. The level one cache receives data from the level two cache (e.g., cache 2310). The level two cache receives data from main memory 2302. Main memory 2302 acts as a level three cache in concert with SMU 2306. Finally, main memory 2302 receives data from mass storage memory 2304 which acts as a fourth level cache.
As mentioned above, building silicon-based three-dimensional structures is problematic. This is primarily due to the fact that crystalline-silicon ICs can only be reliably built as planar two-dimensional structures on the top surface of the wafer. Attempts to build electronic functions in amorphous silicon structures or partially crystalline structures have been largely unsuccessful, such circuits being difficult to manufacture and being characterized by a wide dispersion of functional parameters and significant performance degradation.
By contrast, a wide variety of three-dimensional integrated circuits are made possible by the present invention. According to various embodiments of the invention, such structures are fabricated by a purely additive process of stacking a circuit layer on top of another similar or dissimilar structure. Because of the nature of the all-metal circuit components in these circuit layers (e.g., transpinnors, SpinRAM memory cells), this may be done without performance degradation or an increase in circuit area. And because of the ability to expand in a third dimension, embodiments of the present invention also allow scaling to higher densities without having to decrease feature size, thus avoiding the exponential increase in cost and technical hurdles associated with migrating to ever finer manufacturing geometries.
As discussed above, the transpinnor is an all-metal active device. Transpinnor-based circuits can be fabricated on almost any substrate including, for example, other all-metal circuits and components, glass, and any form of silicon. And specifically, they may employ, but do not require a semiconductor substrate. SpinRAM memory cells also may employ, but do not need a semiconductor substrate. Both the transpinnor and SpinRAM cell are constructed of several layers of magnetic and non-magnetic materials deposited on top of each other. As referred to herein, an integrated circuit structure includes a collection of transpinnors and SpinRAM cells wired to perform a predetermined function. A partial schematic diagram of an exemplary transpinnor and SpinRAM integrated circuit is shown in
The fact that no special substrate is needed to build a transpinnor or a SpinRAM cell allows both individual transpinnors and SpinRAM cells, or transpinnor and SpinRAM cells-based structures, to be stacked vertically and electrically connected, as needed, by linking the layers through wires. The vertical disposition of transpinnor or SpinRAM cells, as well as of transpinnor and SpinRAM-based structures modifies the physical deployment of the system building blocks without affecting the logical and electronic functionality of the system.
According to specific embodiments, the vertical manufacturing techniques provided by the present invention enable the fabrication of nonvolatile memory structures with all-metal support electronics. Such support electronics may include, but not limited to, sense amplifiers, decode circuitry, bit drivers, word drivers and data buffers. As shown in
The all-metal structure of
According to specific embodiments of the invention, a modular approach to the construction of 3D circuits is provided. According to one such embodiment illustrated in
The magnetic-film structure in
Tiles 3002 may be contiguously arranged in a two-dimensional �floor� or �level� 3004 which may be fabricated according to the invention on top of another such level or directly on top of a substrate 3006. As discussed above, substrate 3006 may comprise a wide variety of rigid, flexible, and even organic materials including, for example, glass, polyimide, polycarbons, and silicon.
Whether or not this modular approach is employed, connectivity within and between floors of components, tiles, or modules in a 3D structure designed according to the invention may be provided as shown in
Connectivity between floors may be provided by a vertical connection structure 3104 which connects with horizontal connection strata 3102. According to various embodiments, connection structure 3104 may comprise one or more structures at one or more edges of 3D structure 3100. According to other embodiments, connection structure 3104 may comprise one or more structures deployed between the tiles of the various floors of structure 3100. In the embodiment shown, vertical connection structure 3104 is provided along one edge of 3D structure 3100 resulting in only a slight increase (e.g., 2�5%) in the structure's footprint. Connectivity between floors can be achieved with more than just one vertical connection structure 3104. Implementation with multiple vertical connections can result in shorter total connectivity. The vertical connection structures can be implemented by utilizing well known and mature metallization techniques.
Two alternative memory module tile configurations which may be employed with various embodiments of the invention will now be described with reference to
It should be noted that the two different embodiments are schematically identical as shown in
Regardless of whether folded or unfolded tiles or some other type of all-metal module is employed to construct the 3D structures of the present invention, a variety of approaches may be employed to control and/or reduce the defect rates in such structures. As with most processes, the rate of such defects is expected to decrease as the process matures. In addition, block defect isolation logic may be built into tiles or modules using all-metal electronics such as, for example, transpinnor-based electronics. Finer segmentation of the basic tile or module could both reduce the probability of defects in individual modules as well as facilitate the location and isolation of defects without decreasing storage density or reducing access performance. The low cost of building redundancy into such structures may also be leveraged to mitigate the effect of defects.
A 1 Gb memory block designed according to a specific embodiment of the present invention will now be described with reference to
Each of
It should be noted that the semiconductor-magnetic-film hybrid structures of
Various of the structures enabled by the present invention have significant advantages relating to power consumption. For example, in a modular structure constructed from stacked memory modules or tiles which, in turn, comprise all-metal GMR-based memory cell arrays and transpinnor-based support electronics, the memory cells and electronic components are inherently passive devices, i.e., no powered substrate is required. Therefore, power may be applied selectively, i.e., only to the addressed group of cells and ancillary circuitry. That is, for a typically memory access, power is only applied to a single tile at a time, and only to a small subset of that tile's circuitry. As a result, power consumption remains constant, even as the 3D structure scales to higher capacities. In addition, the non-volatile nature of such memory cells eliminates the high power consumption associated with standby and refresh. Moreover, because such structures can be constructed without the use of semiconductors, the leakage currents associated with semiconductors can be eliminated.
While the invention has been particularly shown and described with reference to specific embodiments thereof, it will be understood by those skilled in the art that changes in the form and details of the disclosed embodiments may be made without departing from the spirit or scope of the invention. For example, several embodiments have been described which comprise blocks of memory which employ SpinRAM cells and transpinnor-based support electronics. However, it should be understood that other electronic circuits and subsystems may be constructed using the techniques and structures described herein without departing from the scope of the invention. In addition, the scope of the present invention should not be construed as being limited to the use of SpinRAM or transpinnor-based circuits as described herein. Rather, any suitable all-metal components may be used to construct the three-dimensional structures enabled by the invention.
In addition, as described in U.S. Pat. Nos. 5,929,636 and 6,031,273 (incorporated herein by reference above), transpinnors may be configured to perform the analog and digital functions required to implement any of a wide variety of electronic circuits and systems. Transpinnors are well suited to provide the basis of a variety of analog, digital and mixed general-purpose all-metal circuits, subsystems and systems. Moreover, they may be configured to provide the functionality of inductors and transformers. Since capacitance and resistance can be implemented with the same metal technology, all these components can be combined very effectively on the same substrate to produce a comprehensive variety of all-metal circuits. Therefore, for example, various embodiments of the invention may incorporate all-metal circuitry and electronics which perform logic, processing, or arithmetic functions (e.g., all-metal CPUs or controllers). All-metal circuits may also include linear and analog circuits. Finally, many of these different types of all-metal circuits and components may be combined to implement an all-metal system-on-a-chip (SOC).
Finally, although various advantages, aspects, and objects of the present invention have been discussed herein with reference to various embodiments, it will be understood that the scope of the invention should not be limited by reference to such advantages, aspects, and objects. Rather, the scope of the invention should be determined with reference to the appended claims.
Patent Citations
Non-Patent Citations
Referenced by
Legal Events
Original Image


text:
Author Jonathan Peterson discusses his book, Social Security For Dummies
Loading more stuff…
Hmm…it looks like things are taking a while to load. Try again?
TM + © 2015 Vimeo, LLC. All rights reserved.
Made with k in NYC.
Your content preferences apply to any Vimeo videos you view. Learn more about content preferences in our FAQ.

subset: commoncrawl


text:
Sam Hunt Performs 'Take Your Time' on 'Jimmy Kimmel Live' [Watch]
Sam Hunt brought his unique vision to the stage of Jimmy Kimmel Live on Wednesday (Feb. 25), performing his groundbreaking current single, "Take Your Time."
Sam Hunt brought his unique vision to the stage of Jimmy Kimmel Live on Wednesday (Feb. 25), performing his groundbreaking current single, "Take Your Time."
2015 Taste of Country Music Festival-goers won't just catch a fun show when Jerrod Niemann takes the stage, they'll also hear his incredible songwriting. The "Buzz Back Girl" singer is performing during the June 12-14 festival at Hunter Mountain in central New York.
Country music legend Tim McGraw has announced he will be playing his first Nashville concert in six years.
The multitalented Logan Mize crept onto the country scene recently after getting a hit on SiriusXM's The Highway and appearing in a commercial with Hayden Panettiere and several other TV spots. Now the talk around Mize is building.
Tim McGraw has revealed his summer tour dates. The country superstar will launch the Shotgun Rider Tour in June, with Billy Currington and Chase Bryant on board to open the shows.
Chase Rice really, really wants you to vote for him. Like, really. The 'Ready, Set, Roll' hitmaker wants to be a 2015 ACM Awards New Artist of the Year finalist so bad, he's getting naked.
It's getting closer, folks! The full 2015 Taste of Country Music Festival lineup is now available, and in addition to headliners Tim McGraw, Keith Urban and Toby Keith, 14 other acts have been revealed!
The top country song for July 2014 is hardly a summer song, but it's much too hot to rank any lower than No. 1. This love ballad is as sincere as they come; a song every man and woman can relate to on some level
The last night of a tour is always fun, because country stars and their opening acts love to pull crazy and hilarious pranks on one another. Billy Currington's final We Are Tonight stop was not an exception.
Perhaps Peyton Manning should start up a side career as a country singer. He recently sang Johnny Cash's 'Folsom Prison Blues' with country star Jake Owen, and he impressed more than a few people.
Taste of Country's March Man-Ness competition begins right now. The field of 32 country studs has been divided into four quadrants, with eight artists in each battling to be named country music's sexiest male. First up? Country music's Lady Killers.


text:
Plank twist and push-up
The plank twist and push-up exercise targets shoulders, back, arms, chest and abs. Do 3 sets of 8 reps.
-Plank Twist and Push-Up: Keep abs and glutes squeezed tight to help keep your rear end down. Get your chest as close to the floor as possible to really target the jiggle zone on the back of the upper arm.
This Week's Top Videos Quick and Easy Craft: Egg Carton Napkin Rings Easy Easter-Egg Dye Idea: Use Rubber Cement Breakfast from your Slow Cooker: Slow-Toasted Granola Recipe Eat These Foods to Live Longer Fit for Love: Sarah and Leonard Are You Cleaning It Wrong? 5 Baby Items You Can Live Without 7 Foods to Lower Your Blood Pressure


text:
Help identifying a vine
shelemiahisbackMay 28, 2010
I'll try to take a picture tomorrow, but for now I was thinking about a vine that showed up in my mailbox planter box. It looks a lot like the one in the link I've attached, except it only has 3 points rather than 5.
Thanks soooo much in advance!
Here is a link that might be useful: Virginia Tech


text:
Home Future StudentsCurrent StudentsFaculty & StaffPatientsAlumni
A-Z Index | Find a Health Care Provider
Contact Us | Maps and Parking
Our clinical sites offer specialized service to better meet patient care needs.
GIM provides programs for students, primary care housestaff and faculty.
Our division has a strong and growing research enterprise.
Find General Internal Medicine faculty and staff.
Austin Baeth (a Primary Care 3rd year resident) selected to receive a Gold Foundation Humanism & Excellence in Teaching Award.
Full Story
Access to weight-loss programs improves thanks to doctor's dedication.
Congratulations to Ethan Cumber, MD, FACP, who was elected UCH Medical Staff President
See our Newsroom for a complete listing of General Internal Medicine news stories.
Register Now! Improving Value, Reducing Harm: Right Care Alliance Conference: October 11th 2014. For more information, click here.
General Internal Medicine Grand Rounds. Click here for schedules.
Department of Medicine Grand Rounds. Click here for schedules.
© The Regents of the University of Colorado, a body corporate. All rights reserved.
All trademarks are registered property of the University. Used by permission only.


text:
1902 Southeast Illinois Avenue
Topeka, Kansas, 66607
Commute to Downtown Topeka
Almost all errands require a car.
It is possible to get on a bus.
Score Details
1902 Southeast Illinois Avenue has a Walk Score of 17 out of 100. This location is a Car-Dependent neighborhood so almost all errands require a car.
This location is in Topeka. Nearby parks include Hillcrest Park, Eastlawn Park and Brown v Board of Education National Historic Site.
Nearby schools include Highland Park High School, Highland Park Central Elementary School and Williams Science and Fine Arts Magnet School.
The closest grocery stores are El Rodeo, La Unica Supermarket and Juan 316.
Nearby coffee shops include The Break Room, Classic Bean and Jayhawk Corner Cafe. Nearby restaurants include Ramirez Carry Out, EL REY and Tacos El Mexicano.
1902 Southeast Illinois Avenue is near Hillcrest Park, Freedom Valley Park and Eastlawn Park.
Explore how far you can travel by car, bus, bike and foot from 1902 Southeast Illinois Avenue.
1902 Southeast Illinois Avenue has minimal transit which means it is possible to get on a bus.
Bus lines:
11 East 6th
0.2 mi
4S West 10th Special
0.5 mi
8 South California
0.5 mi
2 Highland Park
0.5 mi
12 White Lakes
0.5 mi
View all Topeka apartments on a map.
Popular apartment searches include hardwood floor, fireplace and pool.
This location is in the city of Topeka, KS. Topeka has an average Walk Score of 33 and has 127,473 residents.


text: Quick View Outside the Lines: A Novel by Amy Hatvany January 10, 2014 | Trade Paperback Out of stock online used copies from $5.04 A gripping novel about a woman who sets out to find the father who left her years ago, and ends up discovering herself. When Eden was ten years old she found her father, David, bleeding on the bathroom floor. The suicide attempt led to her parents' divorce, and David all but vanished from… See Details $2.00 / $1.90 lowest price*, or used from $5.04was $17.00


text:
Dark Bull Keychain
Basic Fun - Beyblade - Metal Fusion - Series 2 - Keychain
In Stock!
Email me when this item becomes available.
Also, please add me to your email list to receive coupons
Customers Also Bought...
Product Description
Ever wanted to carry your Beyblade with you wherever you went? Now is your chance!


text:
Could you please tell me how long this robe is (size large).
La Cera Women's Seersucker Robe
Enjoy comfortable movement and ease with this pink embroidered seersucker robe by La Cera. Made of 100-percent cotton, you can wear this robe over other clothing or by itself. This robe has a front zipper that you can easily pull up or down.
- Details
- Shipping & Returns
- Reviews
ITEM#: 14531327This zip front robe from La Cera features comfortable cotton construction and floral embroidery accents. Three-quarter-length sleeves and two side seam pockets finish this beautiful robe.
- Color options: Pink, blue
- Zip front
- Embroidered yoke
- Two (2) side seam pockets
The approximate length from the top center back to the hem is 54 inches. The measurement was taken from a size Small.
Measurement Guide
Click here to view our La Cera Sizing Guide
- 100-percent cotton
- Machine washable
- Model: 1830
Due to the personal nature of this product we do not accept returns.
All measurements are approximate and may vary by size.
|Blue Pink
|Cotton Lace
|Fabric Care
|Machine Wash
|See description
|See description
|Model Number
Customer Reviews
- Disclosures & Guidelines
- Filter By:
- Most Helpful
- Most Recent
Morning coat
Bought this for a friend and myself. At first I thought it was cheap because the material is so light but decided that was not a bad thing. It is a little cold now but I will love it in the summer time. It's cute.Read More
Seeersucker Robe
this robe was very disappointing. It had an unpleasant odor so I washed it and after washing the facings curled and piping puckered. Overall the fabric looked cheap. This item went straight to a a local chairty resale shop .Read More
Questions & Answers
Hello lisasmorm, the length of the La Cera Women's Seersucker Robe is approx 58 inches long. Please feel free to contact us again with any further questions. Thank you for shopping with us!
Shopping Guides
How to Buy Robes
Make your morning routine less mundane with robes that are comfortable for lounging and sufficiently warm. Whether you want to surprise someone with a classic men's robe or give a luxurious women's robe as a gift, there are many different styles and fabrics that will allow you to find the perfect present. Read on for tips on buying robes for every member of your family.
FAQs about Bath Robe Fabric
A quality bath robe is a bathroom staple that works equally well for casual lounging and at-home spa treatments. Whether you're buying a bath robe for yourself or as a luxurious gift, there are several different fabrics to choose from that will determine how your robe looks and feels. To learn more about robes before making your selection, check out a few frequently asked questions about bath robe fabric.
Tips on Buying Robes
A quality robe can quickly become your favorite wardrobe item. The right robe will wrap you in luxury and warmth that can start your day off on the right foot or end your day on the right note. Robes made from top-quality materials can last you for years, so it's important to find one that you know you will like before you invest. Keep reading for tips on choosing the perfect robe for you.
How to Buy Men's Pajamas
Bedtime is your break from the day's stresses, and men's pajamas and robes can help you wind down and make your night's rest more comfortable. You may already have the luxury sheets, down comforter and perfect mattress to ensure a good night's sleep, but men's pajamas are just as important. With men's silk pajamas, soft flannel pajamas and comfortable lounge pants, you can get the rest you need in men's sleepwear and pajamas that fit your style and will keep you cozy all night long.
How to Give Underwear for Valentine's Gifts
If you're coming up with ideas for Valentine's Day gifts, you may be considering buying underwear for that special someone in your life. Intimates are a romantic Valentine's gift for men or women. Whether you're going for sultry lingerie for her or a comfortable robe and boxer short set for him, the following tips can help you find the perfect gift.
Top 5 Reasons to Buy a Bathrobe
You have plenty of big, fluffy towels to keep you warm when you hit the bathroom's cold tile floor after a shower. But haven't you forgotten something? Staying cozy after you have dried off requires a bathrobe to wear when you really need to warm up. A luxurious bathrobe can be a particularly great addition to your morning or evening shower or simply a soft piece of clothing to wrap up in on a lazy weekend. Still not convinced you need to buy one? Here are five more reasons you'll want to make sure you have a robe in your bathroom.
How to Measure for a Women's Swimsuit
Since your brand-new swimsuit is meant to fit right against your body, choosing the right size in women's swimwear is essential. Whether you're measuring for a bikini, tankini or one-piece swimsuit, it's easy to find the size of bathing suit that will flatter your figure. Read on for tips on measuring yourself for a women's swimsuit.
Best Women's Swimwear for Your Body Type
Basking on the beach, you want to look your best in women's swimwear. With so many styles of women's swimwear available, however, it may be hard to find the best swimsuit for your body type. Whether you want to emphasize your best features or disguise problem areas, the right bathing suit for your body can help you look your best on the beach.
FAQs about Women's Swimwear
When you're searching for the perfect women's swimwear for the beach or the pool, a few questions about women's swimsuits are bound to come up. Will a one-piece swimsuit give you the coverage you want, or will a two-piece swimsuit, such as a tankini, be more convenient? If you wear a bikini, will you be able to avoid tan lines? The answers to these frequently asked questions follow, as well as tips on picking the best bathing suit to fit your style and your figure.
Top 5 Mother's Day Clothing Gifts
A stylish mom will always appreciate a fashionable gift. If you're shopping for a Mother's Day gift for a mom who loves to get dressed up, you know she'll love to unwrap clothing, but you may need a little help narrowing down your choices. Make sure to consider her style when you shop, and use this list to find the perfect gift.
Best Bathroom Items to Register For
A pile of fluffy towels, a plush rug, and a well-organized set of matching bathroom accessories will get your post-honeymoon mornings off to the right start. With a style in mind, you're ready to add bathroom items to your wedding registry. But just how many fluffy towels make up a pile? This quick guide on the best bathroom items to register for can answer your questions.
Best Burberry Gifts for the Holidays
The holidays are a season for giving, so give the best with Burberry. When you're shopping for holiday gifts, the Burberry design house has everything from clothing to accessories to make the holidays cheery and bright. Whether you're looking for the perfect gift to place under the tree Christmas morning or something special to give on the first night of Hanukkah, the following tips can help you find the perfect Burberry gifts for this holiday season.
Essential Linens for Your Wedding Registry
Household linens are an extensive part of the wedding registry, whether the couple is planning a traditional wedding and gift list or a more modern affair. Not only are linens practical, but they also help establish the style of a new home and make it comfortable. You may want to receive all new items or just a few pieces to complement what you already own. Either way, this list will help you organize the essential linens for your wedding registry.
Top 5 Ideas for Bridesmaid Gifts
One meaningful way to honor the attendants in your wedding is to give them the perfect gift, one that is both special and useful. Your maid of honor and bridesmaids spend a lot of time helping you prepare for your big day. Give your bridesmaids gifts that suit their personalities and tastes, and use your wedding as an opportunity to thank each member of the wedding party for their love and support during such an important time in your life. Here are the five most popular gift ideas for bridesmaids.
Best Gift Ideas for Wives
You know her better than anyone else does, so the presents you give your wife should show how special she is to you. Whether it's her birthday, Christmas, Valentine's Day, your wedding anniversary, or just a day you want her to know you love her, a simple math equation will help you find the perfect gift for you wife. The secret is to add one gift to another, and it will equal a gift that she'll never forget.
Top 10 Baby Shower Gifts
Baby showers are fun celebrations that give friends and family the opportunity to show excitement for the new arrival with an abundance of baby gifts. Baby showers are also very helpful to new parents, as they can provide them with baby essentials and fun luxuries. If you are wondering what would be the perfect gift give to the new parents at your next baby shower, then consider these popular gift ideas.
Tips on Traveling with Samsonite Luggage
No one likes dragging heavy luggage on a vacation. Next time you pack your Samsonite luggage for a trip, try packing light. If you've ever lugged a heavy suitcase through an airport, you will be shocked how relieving it is to roll lightly packed Samsonite luggage through your next vacation. Some airlines and flights will require more compact, lighter luggage. Learn now so you are prepared to take your Samsonite luggage anywhere. Whether you have wheeled luggage, luggage sets or carry-on luggage, you will still benefit from packing light. Instead of packing your Samsonite luggage until it is bursting at the seams on every trip, here are some tips on how to keep your next trip weighty luggage-free.
Tips on Choosing a Women's Suit
The search for a fashionable women's suit depends just as much on style as it does comfort, fit, and versatility. In the past, women's suits have been basic in color and design, but more brands are focusing on the needs of professional women to help enhance the stylish qualities of a suit. When shopping for a suit, keep your existing wardrobe in mind to increase everyday outfit options.
Best Rooms for Accent Chairs
Whether you're looking for additional seating or additional style, you'll find what you're looking for in accent chairs. These versatile chairs are the perfect way to bring extra seating to a room while complementing your decor. Look below to learn more about the best rooms for accent chairs.
Best Gift Ideas for Expectant Parents
If someone you know is welcoming a new family member, help them celebrate with a thoughtful gift. Consider gifts and flowers for the parents-to-be that will enrich the experience of having a new baby and help them make the transition as smoothly as possible. Along with all the clothes, diapers and other baby gifts the couple are likely to receive, special gifts for parents will show how happy you are for them and their new baby. Gifts for expectant parents are fun to give at baby showers, hospital visits and beyond. Use our gift ideas to choose presents that will be appreciated by the new parents.
Shipping & Returns
Usually leaves our warehouse in 1-2 business days. *
Standard Return Policy:
Items must be returned in new or unused condition and contain all original materials included with the shipment. More Details
FINAL SALE EXCLUSION: Items marked as FINAL SALE are not returnable unless the problem you experience is the result of our error.
Shipping Information:
Our standard shipping method is ground shipping. We also offer expedited shipping for most items. Your final
shipping cost and estimated delivery timeframe will be available at checkout.
Standard shipping details
Expedited shipping details
* For your protection, all orders are screened for security purposes. If your order is selected for review, our Loss Prevention Team may contact you by phone or email. There may be a two business day delay to process your order.
** Most Oversize orders are delivered within 1-4 weeks. Some orders may take 6 weeks to be delivered.


text:
The Jazz Guitarist's Library + YOUR Suggestions
Jazz guitar books and recordings are the two main sources of learning and growth for jazz guitarists. Some teachers may say "don't learn from books," but I strongly believe you should get what you can from any source of information available (including books, DVDs and websites).
*NEW*: You are now encouraged to share YOUR jazz guitar book suggestions. Visitors can now review, discuss and share their favorite jazz guitar books here in the comments, at the bottom of the page.
In my humble opinion, every aspiring jazzman should possess at least a few specific texts on music. They could, for example, consist of: a method for learning the instrument, technical exercises, a good fake book, transcriptions, a theory (or harmony) book, articles on practice routines, etc.
In this section of the website, I will share with you reviews of the best jazz guitar books on the market (coming strictly from my experience). Some of these works are masterclass DVD's or come with an audio CD, some others only with plain text and music notation. I'm even starting to include personal development books that have helped me recently.
I hope they are as useful to you as they were to me! Note: I only review and discuss the books that I personally own. Here are my favorite jazz Guitar Books with review articles:
Jazz Guitar Elements (by Michael Berard)
Three-Note Voicings and Beyond (by Randy Vincent)
A Modern Method for Guitar (by William Leavitt)
A Modern Method for Guitar by William Levitt is certainly the most complete book series on the guitar ever published. It covers … (click to read more)
Jazz Guitar Chord Dictionary (by Rick Peckham)
The Advancing Guitarist (by Mick Goodrick)
Jazz Guitar Study Series (by Barry Galbraith)
Connecting Chords with Linear Harmony (by Bert Ligon)
Bert Ligon's Connecting Chords with Linear Harmony is my favorite jazz improvisation technique book of all time. It explains and exemplifies jazz lines: their foundation, variations … (click to read more)
Forward Motion (by Hal Galper)
Forward Motion by jazz pianist and educator Hal Galper was another one of these books that completely changed my perspective: it opened my eyes on the … (click to read more)
The Barry Harris Workshop Video (DVDs set)
I've been using the Barry Harris Workshop for a few years, and I still do. My teacher, who recommend it to me at the time, said: "Yeah, I saw Barry Harris at a clinic once. He literally taught us … (click to read more)
Barry Harris Harmonic Method for Guitar (Alan Kingstone)
The Type-Z Guide to Success with Ease (by Marc Allen)
More Jazz Guitar Books (without review)
A must for guitarists serious about learning harmony on the guitar. Ted Greene demonstrates hundreds of ways to play simple yet crucial jazz and classical progressions. All in chord diagrams, all in "chord melody" style with clear instuctions. A lifetime worth of practice and inspiration (even within the first few pages!)
This is the prequel to "three-note voicings" book by the same author. An amazing, thorough, yet easy-to-grasp book on the following concept: building effective drop-2 voicings using inversions and passing diminished chords. (Audio CDs included with demonstration tracks)
The subtitle (Liberating the Master Musician Within) says it all. Provides the reader with a clear approach to achieve maximum potential all the while staying relaxed and focussed. Relax, play great music, improve faster and enjoy the ride!
This is a great "entry level" book for intermediate guitarists. Coming from a rock, blues and pop background, it opened the first few "jazz doors" to me. Great techniques (scales in positions, arpeggios, etc.), great lines and chord voicings. It's a nice and smooth introduction to the fabulous world of jazz guitar improv and comping.
Coker's straightforward reference contains 20 very well written articles on a variety of topics. He chooses to go deeper into some nuanced details of improvisation. Really useful clarifications about melody and harmony and their different manifestations in jazz abound. A must for serious beginners and intermediate improvisers.
One of the greatest book to *improve* sight-reading abilities for jazz guitarists. Super-charge your skills by dealing with the too often overlooked RHYTHMS of written melodic lines. Leavitt organized this book by rhythmic density and made sure that some key 3, 4, 5, 6 and 7-note rhythmic figures are repeated enough times to ingrain them well.
Note: I recommend you have at least a foundation in note reading before using Melodic Rhythms. See "Modern Method" above.
So, what's YOUR favorite
instructional Jazz Guitar Book?
Now that you've seen what I recommend, would you suggest other books, DVDs or instructional material? Let us know here! You can also add or comment to the reviews above or include books that are not necessarily *guitar* related.


text:
We are glad to bring you to ringtones service Audiko.net, where you can easily download killer ringtones for your cell. Today we have a ringtone of "güzelim" by atiye as well as 126 other ringtones by atiye. "güzelim" is a real hit from the "Budur" album that was recorded and mixed by atiye at their major label together with other 10 tracks. You can listen to all 4 atiye – "güzelim" ringtone variations available here and download it for free directly to your smart phone. You can also choose from other 2 albums produced by atiye for all time. "güzelim" is referred to R&B, and we can offer you a huge amount of R&B videos absolutely for free. And finally, we have collected lyrics for this track and you can view it here as well. So feel free to browse, listen, download ringtones at Audiko.net. Make your phone sound cool!
atiye güzelim Ringtone
Similar Ringtones
Browse Genres
Dance Female Vocalists Pop Pop Rock Pop-Rock R&B Singer-Songwriter Turkish Pop turkish
Albums by atiye
Top ringtones by atiye
New ringtones
- Steven Seagal - lollilop
- D3 - D3 Rey and Kriya
- Biggy Jiggy Mixtapes - 04 Young Jeezy Me Ok (Remix) (Feat Gucci Mane)
- 99 Souls - The Girl Is Mine → vk.com/world_club_music_o_o
- veysel - Futura (feat. Olexesh)
- MCFC - Boys in Blue
- Marina and the Diamonds - Blue
- Linkin Park - A Light That Never Comes DR11
- Hardsoul & Dirty Freek - Just Another Face (feat. Bridgette)


text:
Bail raised for suspect charged with shooting 3 CCPD officers
The suspect charged with three counts of attempted capital murder in a shooting that left three Corpus Christi officers wounded in February saw his bail substantially increased on Wednesday.
The suspect is accused of firing as many as 15 shots from his window while tactical officers were serving a drug warrant at his home. Three officers were shot, two seriously injured. Continue Reading »


text:
FiNews #45 - The Poor Clares of the Immaculate
Version 8 and above required to view videos
Uploaded by AirMaria on Dec 6, 2008
Ave Maria! FI Friars, Sisters, Tertiaries...and now the 4th branch: the Poor Clares of the Immaculate. This vocations video comes from the newest addition to the FI family in Italy, where upwards of 60 Poor Clare sisters are already living the life of Total Consecration to Mary. The video includes lovely music and photos, and is narrated by one of our Poor Clare sisters who generously shares part of her vocation story. What an inspiring video, and what a beautiful life! In the words of St. Clare: "His Love will make you happy." For more information on vocations to the Poor Clares of the Immaculate, there's an address you can write to at the end of the video. Ave Maria!
Contemplative life Franciscans of the Immaculate Poor Clares Poor Clares of the Immaculate Total Con
0 Comments
Leave a Comment
Most Popular
Rare video shows 'successful' exorcism on woman 'possessed by devil' Read More
CO-PILOT LOCKED CAPTAIN OUT OF COCKPIT: Chilling last minutes of Germanwings Airbus crash revealed Read More
Where's the most hate in the United States? A look into the top states with the highest amount of hate groups may shock you Read More
Bacon is good for you? Here are 5 incredible reasons bacon actually helps your body Read More
For the first time in over 150 years -- Blood of St. Januarius liquefies during Francis' visit to Naples Read More


text:
Kmart is marking Black History Month in February with a financial empowerment campaign aimed at African-Americans, the mass merchandise retailer said.
The company that operates Canada's Rexall and Rexall Pharma Plus retail pharmacy chains has hired on a former Sears Canada executive.
The CEO of Sears Holdings is stepping down due to unspecified family health reasons, the company said.
Several retailers got top scores from a gay-rights organization for their efforts to prevent discrimination against and include lesbian, gay, bisexual and transgender employees.
The parent company of Sears and Kmart has elected an executive from the New York Mets to its board of directors.
Sears Holdings, the parent company of Kmart and Sears, is looking to shift its business model to one that focuses on members of its Shop Your Way program and their shopping experience, the company said in its third quarter 2012 earnings report.
Boldface Group has shipped its first wave of holiday merchandise to several retailers around the country, the company said Thursday.
Kmart and Sears are offering free shipping for certain online orders as the holiday shopping season approaches.
The Northeast is still recovering from one of the worst disasters it has ever faced. Many residents remain without electrical power, while others have lost their entire homes, businesses, workplaces and in a growing number of cases, their lives.
Sears and Kmart are offering more than a quarter-million dollars in rewards for members of their loyalty program and sending emergency equipment from 42 distribution centers in the wake of Hurricane Sandy, parent company Sears Holdings said.


text:
Is Being Undefeated All That It is Made Up to Be?
Is going thru a high school basketball season undefeated and then being the number one seed and the big tournament favorite all that it is made up to be? Is it better to have lost a game during the regular … Continue reading