text:
King Soopers
King Soopers Interview Questions
Interview Experience
Interview Experience
Getting an Interview
Getting an Interview
Interview Difficulty
Interviews for Top Jobs at King Soopers
- Courtesy Clerk (4)
- Bakery Clerk (3)
- Head Clerk (2)
- Grocery Night Clerk (2)
- Deli Clerk (2)
- Nutrition Specialist (1)
- Coutesy Clerk (1)
- Night Crew (1)
- Floral Department (1)
- Barista - Starbucks (1)
- Produce Head Clerk (1)
- Customer Service Representative (1)
- GM Clerk (1)
- Pharmacy Technician (1)
- Cake Decorator (1)
- Checker (1)
- Homeshopper (1)
- Sales Executive (1)
- Intern Pharmacist (1)
- Cart (1)
- All (1)
Candidate Interview ReviewsSort: Popular Date Difficulty
- Application Details
I applied online. The process took 3 weeks – interviewed at King Soopers.Interview Details
I applied online at three locations. Several weeks passed before I was called. I was invited to a hiring event where eight prospective employees sat around a table for a panel interview. Five interviewers were present. Every applicant had to answer the same questions. Some questions were about myself and why I wanted to work for King Soopers. There were four behavioral questions, that is, "tell me about a time when..." The interview lasted about two and a half hours with a fifteen minute break.Interview Questions
Negotiation DetailsNo negotiation. The salary was much more than I expected! Standard benefits kick in after completing third month.Accepted OfferPositive Experience
- Tell me about a time when you had to make an unpopular decision. What happened, what did you do, how did your co-workers react, what was the outcome. Answer Question
- Application Details
I applied online – interviewed at King Soopers.Interview Details
I applied online and immediately began receiving emails from a careerlink and career rookie. I was being bombarded with every entry job in the area not exclusive to King Soopers (KS). No one ever called me from KS so I called them. Because the KS application process in so awful, so amateurish, and they ask for a SSN, I feared my info had been misused. I called the HR at the Ohio headquarters. After much conversation and her telling me I must have applied to a recruiter, I finally got her to check if I had an active application. I did. Well now, that answers all the questions doesn't it? KS really needs to get their own hiring process and system.No OfferNegative Experience
- Application Details
I applied online – interviewed at King Soopers.Interview Details
They interviewed me for close to an hour but helped me fill out all of the w4 forms. The lady who interviewed me was nice enough but would not look me in the eyes and it made me very uncomfortable. She kept having to leave the office and ask her coworkers questionsInterview Questions
Accepted OfferNegative ExperienceEasy Interview
- "Why do you want to work for king soopers?" View Answer
- Application Details
I applied through college or university – interviewed at King Soopers.Interview Details
It was very straight forward. They ask you about why Kroger? Basic questions about your pharmacy experience. I went through my school so it was relatively easier.Interview Questions
Accepted Offer
- Leadership questions threw me off a bit! Answer Question
- Application Details
I applied in-person. The process took 2 weeks – interviewed at King Soopers.Interview Details
King Soopers takes the time to find good people for each position. Basic math skills and situational math questions using fractions were part of the interview. Professionalism and customer service is stressed as it should be and appreciated.Interview Questions
Negotiation DetailsPay scales are set and not negotiable as far as I experienced.Accepted OfferPositive ExperienceAverage Interview
- Maybe schedule flexibility. Schedules are only posted 1 day to a few days in advance so they are not family friendly especially for part-time. View Answer
- Application Details
I applied online. The process took 2 weeks – interviewed at King Soopers in April 2014.Interview Details
I have one interview and she was very nice, quit a shock when I started and met the Store Manager. Very snotty and ignorant as to what we are trained on.Negotiation DetailsThere really wasnt one.Accepted OfferNeutral ExperienceEasy Interview
- Application Details
I applied through a recruiter. The process took 3 weeks – interviewed at King Soopers in March 2014.Interview Details
I was contacted by one of their recruiters by the name of Tiffany Harris! She was amazing from the start! She originally called to inform me I was a candidate for the position I had applied for 8 times from Nov. 2013 to March 2014. She offered me several days and times to do an interview with her. I chose a Monday (she called me the Friday prior)and the time was 10:00 am in the morning.
My interview was 2.0 hours and because I have an extensive background in health, fitness, wellness and nutrition, my interview consisted of covering topics in the nutrition industry! Tiffany would ask me questions regarding vitamins, supplements, fads, trends, dangerous practices in the nutrition industry, food sensitivities, gluten free, celiac disease, homeopathy, food knowledge, exercise, antioxidants, etc. When she was satisfied with our interview, she said " I have never interviewed anyone so on fire and enthusiastic about this industry"! I would like to offer you this job(to start it was part-time!). I accepted but had some situations I was concerned might be a problem and wanted to ask out front if they were or not! One my son had been deployed and was returning in 3 weeks and I was flying out to see him and my granddaughter for her 1st birthday. (I had bought the tickets in advance) and I am a massage therapist and had a part-time massage therapy job at a spa. To everything I asked she said this is not an issue and she encouraged me on the visit to see my military son and of course my grand baby! To my part time work she explained that if my King Soopers job was part time of course it would be expected I'd need another job! Also she said she would tell my new Store manager about my need to be gone 4-5 days to see my family and all was good!!
I was in heaven excited! My dream job came true!!Interview Questions
Negotiation DetailsI worked out day's off (from my spa job}to facilitate my attending all paid training's 2.5 weeks. I submitted certificates of training's related to my new job and contacted my former Natural grocery store job to confirm my nutrition training's and experience to upgrade the pay scale for the position I was offered.Accepted OfferPositive ExperienceEasy Interview
- NONE! I was comfortable with ALL questions! View Answer
- Application Details
I applied in-person. The process took 1+ week – interviewed at King Soopers.Interview Details
My interview is long outdated, however the current process is not too much different. Fill out an application online or in store. Store administrative assistant calls you and schedules an interview, assuming your admitted criminal history does not have any peculiar items. The job is all but guaranteed, as the turnover is typically very high. Basic questions about work ethic, a few vignettes to assess problem solving ability. After the interview comes the background check. So long as there is no drunk driving, domestic violence or felonies and the drug test is passed then the job is yours.Interview Questions
Negotiation Detailsno negotiations, you kthey pay when you sign up.Accepted OfferNeutral Experience
- No unexpected questions. Everything is very basic and job related. Just be able to demonstrate a high level of customer service. Answer Question
- Application Details
I applied online. The process took 1+ week – interviewed at King Soopers in August 2013.Interview Details
I simply applied online and got a call back the day after. I went in, answered easy questions, did a mouth swab, and agreed to submit a background check. Four days later I was hired and working.Interview Questions
Negotiation DetailsNo negotiation. Started at 9.10 even though I knew I could perform the job functions well. Ten dollars is what everyone stated I should get with my artistic ability, but it was declined. I accepted the offer anyways only to learn the job in less than a week and was the official full-timer within that time as well.Accepted OfferNegative ExperienceEasy Interview
- Would you rather work in the Bakery or Deli? Bakery obviously. Answer Question
1 person found this helpfulApplication Details
I applied in-person. The process took a day – interviewed at King Soopers in May 2013.Interview Details
Job interview was a job fair. Signed up via telephone and scheduled a time. Lumped in with the pack. Took the drug test, proved my identity, answered a few questions about why I wanted the job and I was hired.Interview Questions
Negotiation DetailsNoneAccepted OfferPositive ExperienceEasy Interview
- Had to explain a 12 month gap in employment. View Answer
Is this helpful? The community relies on everyone sharing – Add Anonymous Interview Review


text:
Sienna Panthers 13U White Sienna Panthers 13U White 1 Men's Ultra Cotton T-Shirt
Order by Dec. 20thfor Xmas delivery
Shop Sienna Panthers Baseball Sportswear
To subscribe to the selected schedule, copy this URL and then paste it into the "Internet Calendar" field for your calendar program (e.g. Google Calendar or Outlook). If you're using a Mac or iPhone, you can subscribe by clicking this link:
Please Note: This feature is currently in testing. Please double-check your game times on the website and report any issues to LeagueLineup Support.
Sienna Panthers Baseball
powered by LeagueLineup

subset: commoncrawl


text:
Cool New Diesel Ad Features Blogger in a Wheelchair
"I was looking for a rebellious attitude," said Nicola Formichetti.
Skip to content, or skip to search.
Skip to content, or skip to search.
"I was looking for a rebellious attitude," said Nicola Formichetti.
French pharmacy products were so last year.
"Everyone brings them up, so I have to have something to call them."
David Koma is the new artistic director.
They're actually a bracelet, designed by 25-year-old Danielle Hills.
An unexpectedly muted start to Fashion Week.
Gird your loins: it's heeere!
With more all-black clothes and normal hair.
She's no longer working with Nicola Formichetti.
Says WWD, so it must be MAY-JUH!
"By mutual agreement."
This is surprising.
Add a little graffiti to any Fashion Week look.
Rachel Zoe, Coca Rocha, Tommy Ton, Natalie Joos, and more on the upside to all the insanity.
The Autumn/Winter issue is its last.
Tea (and vomit) with fashion's new favorite singer.
For a limited time only!
"Ortenberg, you can suck my d--k ... Cathy Horyn, your style ain't d--k."
A fashion free-for-all!


text:
|See It
Local Sellers
Product Details
Thule 01221095: Chevy Monte Carlo 76-77, CB-12 Tire Chains by Thule. Sold in pairs. These tire chains deliver great traction with easy installation and tensioning at a great value. Like Thule's premium chains, they're made from the same hardened manganese nickel alloy steel for durability, and feature the same unique dual-sided D-shaped link design for traction. They're easy to install and only require one stop once you're underway for tensioning. The CB-12 Tire Chains come with gloves, a convenient installation mat, and a storage case, and they're available to fit all popular tire sizes.
Product Title: Thule 01221095 Chevy Monte Carlo 76-77
Manufacturer: Thule
Lowest Price: $84.53 from Amazon.com
Additional Specifications
Parent Retsku: B00306Z2GS


text:
Taste Test: Take & bake pizza from the PCC deli
I was wandering through the Fremont store the other day when I spied a bunch of PCC take & bake pizzas in a case at the deli. I remembered reading a piece my colleague Lydia wrote about them a couple months back in the Sound Consumer, how they're fresh and $9.99, with an organic crust and sauce plus rBGH-free mozzarella (and there's even a vegan pesto version!). I grabbed one of the PCC Supremes and squeezed it into my cart alongside most of the produce department.
I wasn't sure what to expect. It looked nice enough, with fresh vegetables, meats and cheese, yet it seemed so thin. My fiance, who despite my chiding still sometimes equates "natural and organic" with "lame and flavorless," peered at it in the fridge but didn't seem especially excited to try it. So there it sat there for a few days as we ate through the rest of our groceries. Finally, on that gorgeous, sunny, I'm-so-glad-it's-finally-May Friday, I popped it in the oven.
Oh, happy day!
It turned out to be a pleasant, nicely seasoned, well-balanced Supreme, with a good ratio of meat to vegetables (some Supremes pack on so much meat you run the risk of developing what our friend Danny dubbed "the meat sweats." Never heard of them? You'll know it if it happens to you). This one is topped with organic pepperoni, natural salami, PCC's Italian sausage, roasted mushrooms, onions and peppers. Plus, the peppers are big enough to actually enjoy, unlike those wizened, shriveled bits you wind up with at some pizza places.
I think everything tastes better when served on china. Even pizza!
I'm excited to try the other flavors: Cheese, pepperoni, roasted vegetable and vegan pesto. Seems like a good way to go when we have "mixed company" at dinner. That's code for friends of different dietary persuasions ;)
Chime in! (our commenting policy)
Please use proper table manners when sharing food for thought on this or any other PCC Natural Markets forum. If a food fight starts, email firstname.lastname@example.com to blow the whistle.


text:
Screenland Brand Lab: 24-hour Hackathon
- What:
- For more info: brandlabkc.com or follow us on twitter: @scrnlandpopcorn When & Where: Saturday, 3/23 (9am Registration) at Screenland ArmourScreenland Armour Theatre408 Armour Rd, North Kansas City, MOSaturday, March 23Enter event space above Screenland ArmourUse door to left of theatre entrance and go to 2nd floor.9am - registration & breakfast10am - kickoff intro w/Butch Rigby>>Guest speakers Aaron Draplin of Draplin Design Company and Danny O'Neill of the Roasterie to immediately follow Butch Rigby at 10am. BRANDLABKC WELCOMES AARON DRAPLIN AS GUEST JUDGE & SPEAKER Aaron Draplin of Draplin Design Company (Portland, OR) will now be joining BrandLab as an All-Star Guest Judge and Speaker. Aaron has been called one of the top designers of our generation. ESPN has even deemed him snowboarding's most recognized (and imitated) designer. His client list includes companies like Nike, Target, Coal Headwear, Union Binding Co, Esquire, Wired, Timberline, Red Wing, Incase, Ford Motor Co., and even the Obama Administration. Yes, that's right. Aaron helped design the stimulus logo that you've probably seen a time or two posted on highway signs. Aaron is also the creator of Field Notes (fieldnotesbrand.com). He travels the country and speaks regularly. Aaron's talks are inspiring and insanely uncensored. We are lucky to have him on board. To help cover fees, we will be charging for any additional signups to participate, or for people who just want to hear him speak. On behalf of Butch Rigby, owner of Screenland, and the rest of the organizers for Brand Lab, thank you for being part of something really special. We're ready to rock next weekend. More details to follow in the coming week. UPDATE - Danny O'Neill to Speak at Brand Lab:We're excited to announce that Danny O'Neill, founder of The Roasterie, will be our guest speaker on Saturday, 3/23. Danny is no stranger to the startup scene. He picked his first batch of coffee beans while studying abroad in Costa Rica in 1978. It was then that he fell in love with the country, the people and of course, the coffee. Fifteen years later, Danny founded The Roasterie in the basement of his home. This year, The Roasterie will celebrate its 20th Anniversary as a Kansas City startup. What is Brand Lab?Brand Lab is a partnership that aims to take the hackathon concept and apply it directly to businesses in our community. Our main goal is to connect local business with local talent to create a local brand...in only 24 hours. Businesses will receive direct access to local creatives. Participants will get the chance to work on a real case study while showing off their skills and competing for cash and other prizes. Brand Lab: Screenland Screenland Theatres is our first Brand Lab project. The purpose of this event is to help build a great local brand for "Screenland's Famous Popcorn," new gourmet popcorn that will launch in Kansas City later this year. Screenland's goal is to sell their gourmet popcorn throughout the year during the corporate / gift-giving seasons. Who Should Sign Up?We are looking for local creative talent to participate in our 24-hour competition. Participation is open to graphic designers, developers, marketing, social media, creatives, artists, students, and geeks alike. From logo design to packaging, marketing to website, mobile app to social media strategy, we are looking for the best ideas to help Screenland launch the next generation of popcorn. Why Am I Paying $15 To Work on Somone Else's Brand?$15 is one of the lowest fees you'll find for a hackathon. More than anything, the entry fee and RSVP help us to determine who is serious and who we can count on to show up so that we can plan accordingly for food and other resources. Every participant will also receive 2 tickets to Screenland valid for future use ($16 value). We also plan to feed you, provide beverages, and an awesome working environment where you'll have access to experienced mentors. We're even going to take an evening movie break and let you snack on warm cookies later in the evening. Last but not least, did we mention the prizes? See below. Who Owns What?Questions have been asked regarding ownership. For specific questions, please email the organizers at info[at]brandlabkc[dot]com.For those who win a prize for design (logo, packaging, etc.), the design would be the exclusive property of Film Row, LLC (Screenland) and all copyright will belong to Film Row, LLC.For those who win a prize in regard to code, the designer / developer may re-use pieces of the code, but Film Row, LLC (Screenland) will own the specific app as designed for the competition, and shall have the right to reuse and modify code as they choose.Any subsequent work needed after the competition would be the result of a separate financial or other arrangement worked out by Screenland and the designer/developer. BRANDING / HACK IDEASLogo Design. We want a logo that resembles classic 1920s - 1930s branding. Watch the video with Butch to learn more about exactly what he's looking for (bit.ly/popcornvid or on homepage at brandlabkc.com). Design or Develop a Prototype for Retail PackagingScreenland wants to sell their new gourmet popcorn throughout the year at Screenland Theatres, in grocery/market & during the corporate or gift-giving season.We want the vessel or container that the popcorn comes in to be something unique and different -- something that people keep around.Design some sort of collectible that would come inside the packagingPrototypes would be great, but this could also be achieved or illustrated through graphic design.Design a branding toy, monster, mascot, etc. (i.e. think gnome (Travelocity), gecko (Geiko), duck (Aflac), etc.) Design marketing campaign that leverages social media and / or viral photo & video contestsDesign or create a commercial for Screenland's Famous PopcornUse vine, animoto, youtube, vimeo, etc. to create something catchyCome up with a way for customers to recommend popcorn flavor combinations. This could be done through a website, mobile app or even via social media campaign.Create an app that shows the locations that have fresh popcorn inventory availableFeel free to email us or follow brandlabkc.com for any questions or to bounce ideas around. Brand Lab: More FAQs What do I need to bring?Bring whatever you normally design on -- laptop, pen/paper, etc. We are not providing any laptops, computers or software for public use. However, mentors will be available on Saturday to help you with questions or input on design, coding, etc. There are also outlets every 12 feet or so around the room. Extension chords are available but in limited supply so it's always a good idea to bring your own. Will there be free WIFI?Yes, you will have access to free WIFI. The pass code will be given out on Saturday morning. What is the room like?The room is the event space above the Screenland Armour, often used for receptions and events and has nice, big room with hardwood floors. There are tables and chairs and plenty of room to find your own nook for the next 24 hours. There are also outlets every 12 feet or so around the room. Extension chords are available but in limited supply so it's always a good idea to bring your own. Will you give us Caffeine?Yes, you will have access to plenty of caffeine. Roasterie coffee will be on hand throughout the event, and you'll also have access to soda. Snacks will be available in between breakfast, lunch & dinner.
- Where:
Screenland Armour Theatre
Kansas City MO
- Categories:
- Conferences & Tradeshows Nightlife & Singles
- When:
- Saturday, March 23 @ 10:00 am
- Links:
Having trouble? Let us know!


text:
29-year-old Michelle has been addicted to drinking blood for 15 years. Every month, she consumes about a gallon of pigs blood, but it doesn't end there. Michelle also drinks human blood. Will her Mom's tearful plea finally convince her to change?
Download the TV Guide app for iPhone, iPad and Android!


text:
BBPins is a free BBM Pins exchange network with other BBM Messenger.
You may use this service if you wish to find Women / Girls BBM Pins, Men / Boys BBM Pins. Gay and Lesbian BBM Pins are welcome here.
Looking for BBM Pins has never been so easy.
Other sites similar to this:


text:
conference date: July 26, 2006
for quarter ending: June 31, 2006 (1st quarter)
Overview: Continued revenue growth masked by GAAP earnings loss related primarily to acquisitions.
Basic data:
Revenues of $660 million were up 8% sequentially from $611 million the prior quarter and up 10% from $606 in the prior-year quarter. GAAP net loss was $171 million for a loss of $.50 per share, down from Q2 2005 when they earned GAAP $35 million/ .10 per share.
Company claimed non-GAAP earnings of .57 per share. GAAP earnings loss reflects a $331 million write-off of acquired R&D, acquisition related adjustments, and the impact of share-based payment expense, and share count difference.
Cash and equivalents ended at $713.7 million.
Revenues from AVONEX increased 12% (annual increase) to $429 million. RITUXAN revenues $206 million (11% annual increase). Other products $7 million, down 59%. Royalties $18 million, down 18%.
Non-GAAP full 2006 earnings to be $1.95 to 2.10 per share.
Conference Highlights:
Recapitulation of quarter's news: acquired Conforma and Fumafarm; BG-12 Phase II positive results for MS; TYSABRI approval by FDA for MS and in Europe; positive phase III results for RITUXAN + MTX for rheumatoid arthritis.
RITUXAN for rheumatoid arthritis is gaining ground as physicians gain confidence in it.
AVONEX approved for MS in Japan.
Expects TYSABRI sales to get underway soon (possibly Sept. quarter); physician interest high, with some patients already identified.
Working on approval of RITUXAN for lymphomas. Possible action by end of September.
Conforma gives them two strategies against HSP90 chaperone proteins, which protect disordered messenger proteins in malignant cells.
Neurologists on Touch program (for Tysabri)? Most practices do not anticipate monthly exam requirement to be a problem. Just providing guidelines for physicians. (Two analysts said neurologists they contacted are worried about patient evaluation requirements).
BG 12 Phase III plans? Still discussing with FDA.
Tysabri coverage? Physician must sign enrollment form, then at infusion site patient must complete a questionnaire. Insurance verification varies. Reimbursement could take 5 to 10 weeks.
AVONEX is trending flat.
Genentech dispute? Disagreement about indications not covered in development plan.
$200 million for business development set aside? Likely to use more in second half than first, intends to use these dollars before end of year, but essentially a lumpy process. Could be R&D, or an acquisition, or a licensing. The idea is to spend $200 million annually as part of strategy; but will not roll one year's leftover into the next.
OpenIcon Analyst Conference Summaries Main Page
Disclaimer: Our analyst summaries may include both our condensations of statements made by company representatives and our own analysis. They are not covered by any warranty. We cannot guarantee anything said by company representatives is true. Before making or terminating an investment you should verify any factual basis of your decision.
Copyright 2006 William P. Meyers


text:
VIP is proud to introduce you to a new technology smoking alternative. The VIP E-Cig simulates the action of a regular cigarette without burning tobacco. Our latest design of Electronic Cigarette creates a visible 'smoke-like' vapour, but does not produce tar or physical smoke and can help the user regulate their nicotine consumption. Vapour is inhaled from the electronic cigarette filter which delivers a nicotine hit and mimics conventional cigarette smoke. It's the ONLY smoking alternative to incorporate a smooth realistic substitute for smoke.
Copyright © 2009-2013 VIP Electronic Cigarette. All rights reserved. VIP is a registered trademark of Must Have Ltd


text:
Playstation 2
Unlocks a part of Ada's report in Extras for BioHazard 4Home / Playstation 2 /
This page contains BioHazard 4 Unlockables for Playstation 2 called "Unlocks a part of Ada's report in Extras" and has been posted or updated on Jan 11, 2007 by sagspooborp. Let us know what you think of this Unlockable by thumbs voting.
- Developer: Capcom
- Publisher: Capcom
- Genre: Action Adventure Horror
- Release Date: Oct 25, 2005
- ESRB: Mature
Unlocks a part of Ada's report in Extras
Completing each chapter in Separate Ways unlocks a part of Ada's report in Extras. Complete all 5 chapters to get the full report.
|How to Unlock:
|Ada's report on Albert Wesker
|Finish Chapter 5 in Separate Ways
|Ada's report on Jack Krauser
|Finish Chapter 3 in Separate Ways
|Ada's report on Leon Scott Kennedy
|Finish Chapter 4 in Separate Ways
|Ada's report on Los Illuminados
|Finish Chapter 1 in Separate Ways
|Ada's report on Luis Sera
|Finish Chapter 2 in Separate Ways
More Unlockables
Back to all Cheats
Stuck on this game? Set a specific, clearly defined question and let others answer your question or view answers to previously asked questions. If you think you are an BioHazard 4 expert then please try to help others with their questions.
Latest Questions
Save the game Resident 4 for ps 2
From: Guest
Cage claw guy castle
From: Shawn
How to play as hunk, krauser, wesker, ada
From: jinkazama
Unlocking when complete main game once
From: Cjstoneite
Stuck on shooting gallery
From: DREW
Getting a new gun
From: ???
Resident evil 4 the mini-game
From: johnny
Puzzel outside by the church
From: shane17
Village chief boss
From: 0pT1MUS
Stuck on level 3 inside the castleAll QuestionsAsk a Question
From: raider 4 life
Videos You May Like...
BioHazard 4 - Demo Disc
- May 31, 2014, Views: 148
BioHazard 4 - Gameplay
- May 31, 2014, Views: 191
View All Videos
BioHazard 4 - Last CG
- May 31, 2014, Views: 166
Game Related Options
Latest Playstation 2 Videos
- Fate/Unlimited - Gameplay, (PS2)
- Thunder Force 6 - CGs Gameplay Best Ending, (PS2)
- Arcana Heart - Trailer, (PS2)
- Sega Ages: Monster World Complete Collection - Gameplay Footage, (PS2)
- Soul Nomad And The World Eaters - Skills And Gameplay, (PS2)
- Growlanser: Heritage Of War - Teaser Trailer, (PS2)
- Hack//G.U. Vol. 2//Remininsce - Trailer (HD), (PS2)
- GrimGrimoire - Trailer, (PS2)
New Added Games
- Saint And Sinner, (PS2)
- Buzz! De Strafste Van Belgie, (PS2)
- Cart Kings, (PS2)
- RC Toy Machines, (PS2)
- Hugo: Magic In The Troll Woods, (PS2)
- Heavenly Guardian, (PS2)
- Code Geass: Lelouch Of The Rebellion: Lost Colors, (PS2)
- Fullmetal Alchemist And The Broken Angel, (PS2)
- Wipeout Pulse, (PS2)
- Cocoto Funfair, (PS2)
Popular Videos
- Kim Kardashian: Hollywood - Gameplay, (iPhone-iPod)
- Episode: Choose Your Story - Gameplay, (iPhone-iPod)
- How To Train Your Dragon 2 - Ready To Fly Trailer, (Wii)
- The Settlers - Kingdoms Of Anteria - Announcement Trailer, (PC)
- Entwined - Quick Look Trailer, (PS3)
- Blue Estate - Official Launch Trailer, (PS4)
- Goat Commando 3D Simulator - Gameplay, (iPhone-iPod)
- Munin - Official Launch Trailer, (iPad)


text:
Men's Georgia® Side-Zip Wellington Waterproof Work Boots, Copper Kettle
Item # WX2-186230
- Google+
This item is shipped directly from the factory. To see the expected shipping date, please add to your Shopping Cart. Sorry, no express shipping available. We are unable to ship factory direct items to Alaska, Hawaii, Puerto Rico or APO or FPO addresses.
- Details & Specs
Georgia® 10" Side-Zip Wellington Waterproof Work Boots. Rain or shine, you're covered.
Step into these weather-tough Work Boots for comfort assurance no matter what Mother Nature dishes out. Built with waterproof full-grain leather uppers and sealed seams, then lined with waterproof material for bone-dryness you can trust when the weather turns nasty. Super comfortable too, with the removable polyurethane orthotic insert that supports your arch to help ward off soreness.Details:
- Proprietary oil-resistant "X-10" rubber outsoles add traction to these work boots
- Steel shank gives these work boots added stability
- Beaded storm welt keeps elements out
- Nylon pull loop for easy on
- Adjustable leather in-step strap for style
- Work boots come with solid, durable brass zipper
- Each Work Boot weighs approx. 31 oz.
Get 'em ONLINE, right here!
- Reviews
<!--BVSEO|dz:Main_Site-en_US|sdk:v184.108.40.206-n|msg:Error: Request errored out - The remote server returned an error: (403) Forbidden. -->
Don't Forget
6-Prs. of Guide Gear® Xtreme Steel Toe Work Socks, WhiteBuyer's Club $16.19 Non-Members $17.99
Thorogood® Shock Zone InsoleBuyer's Club $11.69 Non-Members $12.99
Peet® Boot / Shoe DryerBuyer's Club $44.99 Non-Members $49.99
You May Also Like
Men's Rockport® Works Urban Expedition Waterproof Steel Toe Hiking Boots, BrownBuyer's Club $62.99 Non-Members $69.99
Men's Irish Setter® 17" Waterproof Snake Guard Boots, Realtree Xtra® GreenNon-Members $189.99
Men's Roper® Square Toe Exotic Full-quill Ostrich Cowboy Boots, BlackBuyer's Club $179.99 Non-Members $199.99


text:
Alumni Association Event Calendar
Reading Royals Hockey Game & Dinner
Alumni Dinner, National Harbor, MD
Alumni Hospiality Suite at IceFest, Chambersburg
Hershey Bears Hockey Game & Dinner
Home Wine Making Class, Tour & Tasting, Orrtanna
Alumni Career Newsletter Nov/Dec Edition
Criminal Justice Alumni Newsletter Winter2014
2014 Alumni Annual Report
Liberty Mutual Insurance Discount
Travel with SHIP
University RelationsRichard D. Rife Alumni House1871 Old Main Dr.Shippensburg, Pennsylvania 17257(717) 477-1218Fax (717) email@example.com
Encompassing Berks and Lebanon county. Various activities for alumni have been held in the Reading area. Contacts for the region are listed on this page. Contact these alumni if you are new to the area, or plan on visiting. They'll be able to provide valuable information in assisting with your move or to make the most of your vacation. To help plan activities for alumni in the Reading region, contact your alumni representatives.
Reading, PA:
Todd Ziegler '89
Don Smith '75
Kathy (Steinmetz) Graul '86
Kelly Kemper Altland '91
Bob Bashore '78
Chris Brommer '94
West Lawn:
Norman Dick '79
Keirstan Edris '97
Ray Reber '55
Sinking Spring:
Missy Watterson '93
This page is an official publication of Shippensburg University: A member of the Pennsylvania State System of Higher Education.
Shippensburg University - 1871 Old Main Drive - Shippensburg, PA 17257 - (717) 477-7447
Ask a Question/Provide Feedback | Right-to-Know Policy | Privacy Statement | View on Mobile


text:
The ADSP-21160 is the first processor in Analog Devices' second generation of SHARC DSPs. The new ADSP-21100 family is designed to deliver the highest frequency core and computational bandwidth possible while maintaining source code compatibility with the first generation. This second generation provides major performance increases through an increase in core frequency and architectural enhancements. Table 1 identifies major changes.
The core clock frequency of the initial ADSP-21160 is 100MHz, two and a half times that of the ADSP-21060. Significant performance increases can be obtained by simply porting existing ADSP-21060 code to the ADSP-21160.
The ADSP-21160 was designed to be assembly source code compatible with the first generation. It takes advantage of this core frequency increase, requiring minor code modification. Due to changes in the memory mapped addresses of a relatively small number of control and status registers, as well as minor changes to bit positions within these registers, the use of a symbol definition file will facilitate code porting. The attached symbol definition file supports the ADSP-21160. Code porting will require changing the source code to include this file. This application note outlines the details of porting ADSP-2106x code to the ADSP-21160.
Further improvements in performance can be realized by optimizing the ported code for the architectural enhancements of the ADSP-21160. These architectural improvements include the addition of a second set of computation units with a register file and an increase in the data bus widths to 64-bits. These enhancements represent a SIMD (Single Instruction Multiple Data) execution model. This application note does not discuss techniques to optimize for SIMD architecture.
This application note consists of three parts. First, it discusses the differences between the two core architectures that must be addressed for porting code. Second, there is a discussion of the differences in the peripherals between the ADSP-21060 and the ADSP-21160 to facilitate porting code, which uses these features. Third, this note discusses how to use VisualDSP 4.0 to develop code for the ADSP-21160. This application note assumes that the reader is familiar with the first generation SHARC family.
|Core Architecture
For the most part, all algorithm source code is completely compatible with the ADSP-21160 and requires minor, if any, modification. Most code porting issues are related to core control register initialization and I/O processor control register programming. If the ported code uses symbolic references for control bit settings, the core initialization will also require very minor modification. A symbol definition file for the ADSP-21160 (def21160.h) is included at the end of this application note. It is intended to be closely compatible with the def21060.h file for the ADSP-2106x. Code porting may only require changing to the new symbol definition file. Several IOP control registers have changed and require minor modification of control words used to program them. This application note details those control registers that have been changed.
In general, all instructions that write explicit data words to the control registers of the ADSP-21060 should use either the symbol definitions of the def21160.h file or should be closely examined to ensure they are compatible with the control register set of the ADSP-21160. For example, four of the upper control bits of the MODE1 register, which were reserved bits on the ADSP-21060, are now used to configure specific modes of operation on the ADSP-21160. If a control word that inadvertently sets or clears these bits is written to the MODE1 register, it may cause undesired results.
|Computation Units
The changes for the computation units that affect ADSP-21060 code are the addition of a second set of computation units and a new status/control register for the FLAGs. These modifications cause minor changes to the status registers associated with the computation units.
|ASTAT and STKY
Due to the addition of a second set of computational units, the ADSP-21160 includes a second arithmetic status register. Adding these resulted in a change to the name of the original arithmetic status register (ASTAT). There are now two arithmetic status registers (ASTATx and ASTATy). Since ADSP-21060 code will not make use of this second set of computation units, only ASTATx will be used. This usage pattern is due to the fact that ASTATx is associated with the primary set of computation units on the ADSP-21160 and is active by default. In order to be code compatible with the ADSP-2106x, the assembler for the ADSP-21160 accepts both ASTAT and ASTATx for the ASTATx register. So, instructions that directly write to ASTAT or perform bit manipulation operations on ASTAT will require no modification. The same applies to the STKY register.
The flag values have moved from the ASTAT register and now reside in a new register named FLAGS. This change removes any confusion for testing and modification of the FLAGs due to pushing and popping of the status stack. This register will contain the values of FLAG3:0. So, all instructions that modify or test the values of these FLAGs will have to be changed to affect the FLAGS register instead of the ASTAT register.
|Program Sequencer
The program sequencer of the ADSP-21160 differs from the ADSP-21060 as far as interrupts and context switching are concerned. The ADSP-21160 has four new dedicated DMA channels, and these channels have four new dedicated interrupts. This difference causes a change in the interrupt vector table and the IRPTL/IMASK registers. Additionally, a new interrupt, the Illegal Input Condition Detected Interrupt (IICDI), has been added to facilitate code optimization for the ADSP-21160. The status stack of the ADSP-21160 is larger in size to allow an increase in interrupt nesting and context switching.
Due to the increase in DMA channels from 10 on the ADSP-21060 to 14 on the ADSP-21160, four additional interrupts have been added. The interrupt vector locations for these interrupts were added in the middle of the interrupt vector table, shifting the vector addresses of many interrupts. Modify your source code for the interrupt vector table and architecture file memory allocation for this table to accommodate this change. The interrupt vectors and vector addresses remain the same for all interrupts up to and including the SPORT1 transmit interrupt. The only exception is that the SPORT0 and SPORT1 transmit interrupts are not shared with the link ports. The link ports each have dedicated DMA channels, rather than sharing two each with the serial ports and the external port. The dedicated link port interrupt vector addresses begin at 0x38 and run to 0x4f. This change to the table results in a 16 address location shift in the vector addresses of all the interrupts that follow. The new interrupt vector table appears in Table 2 in order from highest to lowest priority.
This change to the interrupt vector table means that you must include an additional 16 instructions or instruction place holders for the four new dedicated link port interrupts (eight instructions between SPTI1 and LP2I and eight between LP3I and EP0I). Also, move any LPORT interrupt service routines from the shared channel vector addresses to the new dedicated link port interrupt vector addresses. Further, you must modify the memory allocation for the interrupt vector table in the architecture file to be at least 148 address locations in length (e.g. 0x40000 to 0x40093).
Interrupt forcing/clearing and masking differs also, but only slightly and only as far as the link port interrupts are concerned. Setting and clearing bits in the IRPTL and IMASK registers remains the same for all interrupts that are not associated with the link ports. Individual link port interrupt forcing and masking is now controlled in a new register called LIRPTL (Link Port Interrupt Latch). Also, a second level of interrupt masking control for all link port interrupts has been added, which controls the enabling of all link port interrupts. This control bit is called the LPSUMI bit in the IMASK register. To enable an interrupt for a particular link port, you must unmask the assigned link buffer interrupt in LIRPTL and the LPSUMI bit in the IMASK register.
A symbol definition file (def21160.h) and a runtime header file (ivt.asm) for the interrupt vector table appear at the end of this application note. These files can be used to facilitate the porting of code and as a quick reference.
|Interrupt Nesting
The interrupt mask pointer bits for the link port interrupts on the ADSP-21160 are in bit positions 29-24 of the LIRPTL control register. These bits are used during interrupt nesting. If you are not reading or writing the IMASKP register, you should not be concerned with this change.
|Status Stack
The status stack on the ADSP-21160 differs from the ADSP-21060, changing from five levels deep to 15 levels deep, which facilitates the handling of deeper interrupt nesting and context switching. If you were running into problems with overflowing the status stack, the ADSP-21160 lets you avoid having to manually save and restore ASTAT and MODE1 on a context switch or interrupt service. This feature allows you to push and pop the status stack to 15 levels.
The memory map for the ADSP-21100 architecture has been modified to support up to 8 MBits of on-chip SRAM. Also, a new internal address space has been added to facilitate 64-bit internal memory accesses (long word addressing). Long word addressing allows you to access two 32-bit data words in one cycle over any of the three data buses (PM, DM, or IO). These changes have caused a shift in the normal word, short word, MMS, and external memory addressing. Modify your architecture file (Linker Description File for VisualDSP) to accommodate this change to the memory map. For all changes to the architecture file (or LDF file), refer to the ADSP-21160 Memory Map (Figure 7-4) and the ADSP-21160 Internal Memory Space (Figure 7-6) in the ADSP-21160 SHARC specification. The internal memory organization and PX register have changed as well. The differences are outlined in the following sections.
|Normal Word Address Space
Normal word addressing on the ADSP-21160 begins at address 0x40000 and ends at 0x7FFFF. This range is twice the internal address space for the ADSP-2106x. For the ADSP-21160, there are 4Mbits of internal SRAM, which is divided into Block 0 (0x40000 to 0x4FFFF) and Block 1 (0x50000 to 0x5FFFF). This leaves addresses in the range 0x60000 to 0x6FFFF as reserved space, which should not be accessed. Reads from this space return zeroes, and writes fall into the bit bucket.
|Short Word Addressing Space
Short word addressing on the ADSP-21160 begins at address 0x80000 and ends at 0xBFFFF. Block 0 runs from 0x80000 to 0x9FFFF. Block 1 runs from 0xA0000 to 0xBFFFF. This leaves addresses in the range 0xC0000 to 0xFFFFF as reserved space, which should not be accessed. Reads from this space return zeroes, and writes fall into the bit bucket. Figure 1 shows the internal addressing space of the ADSP-21160.
|Multi-processor Memory Address Space
Multi-processor memory space begins at address 0x100000 and ends at address 0x7FFFFF. Because the internal addressable space of the ADSP-21160 is twice that of the ADSP-21060, the spacing of each ID in MMS space differs. To accommodate this increase in on-chip addressing, the offset of each individual ID's address space has increased from 0x80000 on the ADSP-21060 to 0x100000 for the ADSP-21160. Refer to Figure 2 for detail.
The short-word and long-word address space of each individual ID are not accessible through MMS space. Modify code that accesses short-word space through MMS to access normal word space.
Figure 1. ADSP-21160 Internal Memory Map
|External Memory Address Space
External memory address space on the ADSP-21160 begins at address 0x800000 and ends at address 0xFFFFFFFF. This difference is a decrease of about 8 Mwords of external addressable space compared to the ADSP-21060 and is due to the increase in internal and MMS space addressing. This decrease is insignificant when compared to the total 4Gwords of addressable space.
Note that an example linker description file (21160.ldf) appears at the end of this application note for reference. The memory{} command in the LDF file describes the ADSP-21160's memory space.
Use Figure 2 as a reference for MMS and external memory addressing of the ADSP-21160.
Figure 2. ADSP-21160 Internal & External Memory Map
|Internal Memory Organization
The ADSP-21160 internal memory organization differs from that of the ADSP-21060. The internal SRAM is divided into two blocks, which are sub-divided into four columns. Each column is 16-bits wide and 32k deep. This modification allows 48-bit instructions to be packed more efficiently and provides greater instruction memory capacity for the same physical memory size. Be aware that this change will effect the address assignments for mixing of 48-bit (or 40-bit) and 32-bit words. The most efficient starting address for 32-bit words is determined using a formula, which is outlined in the Memory chapter of the ADSP-21160 SHARC specification. Refer to this chapter for more details on the internal memory organization and most efficient address calculation for mixing of 48-bit (or 40-bit) and 32-bit words.
|PX Register
The PX register is expanded to 64-bits to accommodate the modification to the internal pm and dm data bus width (expanded to 64-bits). The PX1 register is expanded to 32 bits due to this change, and this may impact instructions that use this sub-register.
Refer to the data bus alignment for PX register transfers, which are outlined in the memory section of the ADSP-21160 SHARC specification for more detail.
|Data Address Generators
The ADSP-21160's DAGs (Data Address Generators) differ slightly from the ADSP-2106x's . DAG2's addressable space has been extended, and a global circular buffer enable has been added that controls both DAGs.
All of the registers of DAG2 have been extended to 32-bits (24-bits on ADSP-21060) and are capable of accessing the entire memory space of the ADSP-21160. Note that even though the DAG2 register file has been extended to 32-bits in width, the instruction fetch hardware is only 24-bits in width. For example, only 24-bits of the DAG2 I and M registers are used in computing program counter values. (example: jump (i8,m8);)
|Circular Buffers
The only difference in circular buffer support is a global circular buffer enable (CBUFEN), which effects all of the DAG register sets and is located in the MODE1 register. This control bit disables circular buffering on context switches and eliminates the need to save and restore the B and L values when using the DAG pointers during a context switch. Circular buffering will be enabled for a DAG register set if the L register contains a non-zero value and the CBUFEN bit is set in the MODE1 register. Be sure to set the CBUFEN bit in the MODE1 register if using circular buffering.
|Peripherals (IO Processor)
The ADSP-21160 adds four new DMA channels for a total of 14 channels. The ADSP-21160 DMA controller has dedicated DMA channels for the six link port buffers, which causes a change in the DMA parameter assignments as well as the external port DMA control registers.
There are no changes to the SPORT DMA features. All code that uses these features will be completely compatible.
There have been several changes to the LCTL and LCOM registers that will effect the control word settings of these registers for DMA configuration. See the Link Port section of this application note for details.
Due to the additional dedicated DMA channels for the link port buffers, the ADSP-21160 DMA parameter register assignments for each link buffer differ from the assignments of the ADSP-21060. The ADSP-21160 link buffer DMA parameters have the assignments that are outlined in Table 3.
|External Port DMA
Due to the 64-bit external port of the ADSP-21160, additional packing modes are now supported. This difference causes minor changes to the bit positions of the DMACx control registers. The PMODE field is expanded from two to three bits to select additional packing modes, and a control bit PRIO has been added. Modifications must be made to any control words that configure these registers. The symbol definition file (def21160.h) that appears at the end of this application note can be used to facilitate these changes.
The external port section of this application note contains more details on packing modes and other modifications to the external port. For a more detailed description of the external bus alignment and packing modes of the external port, refer to the DMA and External Memory chapters of the ADSP-21160 SHARC specification.
Due to the additional dedicated DMA channels for the link port buffers, the ADSP-21160 DMA parameter register assignments for each external port buffer differ from the assignments of the ADSP-21060. The ADSP-21160 external port buffer DMA parameters have the assignments that are outlined in Table 4.
The ADSP-21160 DMASTAT register has changed to accommodate the four new DMA channels. Instructions that directly read or test the bits of this register should be modified accordingly.
|Link Port
The ADSP-21160 link port control registers have been modified to some extent. The link port data lines have expanded from four bits to eight bits but can be configured to operate with either four or eight bit transfers. This difference forces the addition of a new control bit in the link port control registers. Also, the control bits for the link ports have been reorganized and are now grouped differently in the control registers. Pay close attention to these changes and modify the control words used to program these registers accordingly.
|LCTL Register
The ADSP-21160 link buffer control register (LCTL) incorporates an additional control bit (LxDPWID), which controls the data path width (four or eight bits) for the each link port, (default configuration is four bit data path width). Also, several bits from the link common control register (LCOM) have been regrouped and are now included in the LCTL register. These bits include LxEXT, which controls the data word width (32 or 48 bits) and LxLCKD0 and LxLCKD1, which replace LCLKX2x and control the transfer data rates (now 0.25x, 0.33x, 0.5x, and 1x the core clock rate). The LCTL register also includes L2DDMA and LPDRD, whose functionality has not changed. In order to accommodate this expansion, LCTL was extended to 64 bits and has become two registers: LCTL0 and LCTL1. The bit positions and descriptions of the LCTL0 and LCTL1 control registers are outlined in Table 5.
The LxCLKD1 and LxCLKD0 bits of LCTL control the core clock division for the transfer rate on each individual LBUFx. Table 6 details the possible settings.
|LCOM Register
Due to the regrouping of some of the control bits, the ADSP-21160 link port common control register (LCOM) has changed. Modify control words used to program this register accordingly. The bit positions and descriptions of the LCOM control register are outlined in Table 7.
|External Port
The external port of the ADSP-21160 has been modified but should not cause a great deal of change to ADSP-2106x external port configuration code. The modifications are to the packing modes, wait mode configuration for the external memory banks, and frequency of operation of the external port. Some minor changes have been made to the control registers as well.
|SYSCON Register
The ADSP-21160 external port width is increased from 48 bits to 64 bits. This difference causes a change in the packing modes of the external port. The HPM (host packing mode) field of the SYSCON register is extended by one bit to accommodate the additional packing modes. Also, two new control bits (DCPR and LDCPR) have been added to the SYSCON register. These changes cause a shift in the other control bits of this register. Table 8 summarizes the bit location and description of the control bits in the SYSCON register.
Pay close attention to the new Host Packing Mode (HPM) field if your system is connected to a host. The packing modes have changed significantly to support the 64-bit bus. You may need to modify code that configures the SHARC for a specific host bus width to accommodate these changes.
|WAIT (EPCON) Register
There have been significant modifications to the control register for setting the external memory bank wait modes and wait states. The name of this control register changes from WAIT to EPCON on the ADSP-21160 to more appropriately reflect its function (external port configuration). Additional functionality has been added to enable better control of the external port clock rate. The number of modes for external wait states has been reduced from five to two.
The symbol definition file (def21160.h) supports both names (WAIT or EPCON) so instructions that read/write the WAIT register explicitly will not change as far as the control register naming convention is concerned. However, specific control words written to this register as well as bit position manipulation instructions will have to be modified accordingly.
The external memory bank access configuration for the ADSP-21160 differs significantly from that of the ADSP-2106x. In general, some of the asynchronous flexibility of the ADSP-2106x has been restricted to improve the synchronous behavior of the interface. The ADSP-21160 always operates in the mode requiring both internal wait states and external acknowledge (ACK) for all memory banks.
The external port of the ADSP-21160 supports new features for external memory interfacing. This interface includes support for burst transfer and pipeline transfers. Refer to the External Memory Interface chapter of the ADSP-21160 SHARC specification for specific information on these new features.
|External Port Frequency
The ADSP-21160 uses an on-chip phase-locked loop to generate its internal clock, which is a multiple of the CLKIN (clock input) frequency. Note that the external port of the ADSP-21160 operates at the same frequency of the CLKIN signal. Therefore, the memory interface timing will be with respect to CLKIN and not to the core frequency. This has significant effects on the wait mode configurations. The system design section of the ADSP-21160 SHARC specification should be referenced for more detail on this subject.
|Developing Code for the ADSP-21160 Using VisualDSP 4.0
Because the ADSP-21160 is based on the ADSP-21060 architecture and was developed to be code compatible with this first generation SHARC, it is possible to do a great deal of software development for the ADSP-21160 using release 4.0 of VisualDSP. An upgrade to the VisualDSP 4.0 tools with support for the SIMD SHARC's architecture will soon be available. Until these tools are available, code development can be accomplished using VisualDSP 4.0.
|Memory Map
The memory map for the ADSP-21160 is not supported in the 4.0 release of VisualDSP. Use a memory map for the ADSP-21060 to develop code using this release. The linker supports include files in linker description files (LDF), facilitating the process of translating to the ADSP-21160 optimized development tools when available. The memory map for the ADSP-21060 (for development with VisualDSP 4.0) should be defined in a text file that uses an include file in the memory description section of the LDF file. The memory map for the ADSP-21160, using the same segment names as in the ADSP-21060 memory description file, should be defined in a separate text file. When porting code to the ADSP-21160, modify the LDF file to use the include file with the memory description section for the ADSP-21160 file and change the architecture name to ADSP-21160.
An example LDF file (21160.ldf) for the ADSP-21160 appears at the end of this application note. It uses a #include statement for the memory map of the system and is followed by two text files (mem21160.h and mem21060.h) that describe the internal memory map of the ADSP-21160 and the ADSP-21060 respectively. They can be used as described above.
|Symbol Definitions
All ADSP-21160 code should be developed using a symbol definition file for the ADSP-21060 (def21060.h). This facilitates the porting of code to the ADSP-21160. Simply change the #include statement for the symbol definition file to include the symbol definition file which supports the ADSP-21160 (def21160.h).
Note: the symbol definition file (def21160.h) is based on preliminary technical data and is subject to change. Updates will be posted on the Analog Devices FTP site:
The ADSP-21160 was designed to be assembly code compatible with the first generation of the SHARC family of DSPs. This application note outlines the minor modifications necessary to port code from the ADSP-2106x to the ADSP-21160. This process is straight forward. By using the example symbol definition file (Listing 1 on page 17), runtime header file (Listing 2 on page 23), and linker description file (Listing 3 on page 24 and Listing 4 on page 25), you should not have difficulty porting code to the ADSP-21160, preserving your development investment and achieving a major performance increase in code execution.
|Listing 1. Def21160.h Symbol File
/* -----------------------------------------------------------------------------
DEF21160.H - symbol definition file for the 21160 system and IOP register bit and address definitions for the ADSP-2116x
Last Modification on: June-12-98
Note: This file is based on preliminary technical data and is subject to change. Updates will be posted on the Analog Devices FTP site:
This include file contains a list of macro defines to enable the programmer to use symbolic names for all of the system register bits for the ADSP-2116x. It also contains macros for the IOP register addresses and some bit fields. Here are some example uses:
bit set mode1 BR0|IRPTEN|ALUSTAT;
/* MODE1 and MMASK registers */
#define BR8 0x00000001 /* Bit 0: Bit-reverse for I8 */
#define BR0 0x00000002 /* Bit 1: Bit-reverse for I0 (uses DMS0-only) */
#define SRCU 0x00000004 /* Bit 2: Alt. register select for comp. units */
#define SRD1H 0x00000008 /* Bit 3: DAG1 alt. register select (7-4) */
#define SRD1L 0x00000010 /* Bit 4: DAG1 alt. register select (3-0) */
#define SRD2H 0x00000020 /* Bit 5: DAG2 alt. register select (15-12) */
#define SRD2L 0x00000040 /* Bit 6: DAG2 alt. register select (11-8) */
#define SRRFH 0x00000080 /* Bit 7: Register file alt. select for R(15-8) */
#define SRRFL 0x00000400 /* Bit 10: Register file alt. select for R(7-0) */
#define NESTM 0x00000800 /* Bit 11: Interrupt nesting enable */
#define IRPTEN 0x00001000 /* Bit 12: Global interrupt enable */
#define ALUSAT 0x00002000 /* Bit 13: Enable ALU fixed-pt. saturation */
#define SSE 0x00004000 /* Bit 14: Enable short word sign extension */
#define TRUNC 0x00008000 /* Bit 15: 1=fltg-pt. trunc. 0=Rnd to nearest */
#define RND32 0x00010000 /* Bit 16: 1=32-bit fltg-pt. rnd 0=40-bit rnd */
#define CSEL 0x00060000 /* Bit 17-18: CSelect: Bus Mastership */
#define PEYEN 0x00200000 /* Bit 21: Processing Element Y enable */
#define SIMD 0x00200000 /* Bit 21: Enable SIMD Mode */
#define BDCST9 0x00400000 /* Bit 22: Load Broadcast for I9 */
#define BDCST1 0x00800000 /* Bit 23: Load Broadcast for I1 */
#define CBUFEN 0x01000000 /* Bit 24: Circular Buffer Enable */
/* MODE2 register */
#define IRQ0E 0x00000001 /* Bit 0: IRQ0- 1=edge sens. 0=level sens. */
#define IRQ1E 0x00000002 /* Bit 1: IRQ1- 1=edge sens. 0=level sens. */
#define IRQ2E 0x00000004 /* Bit 2: IRQ2- 1=edge sens. 0=level sens. */
#define CADIS 0x00000010 /* Bit 4: Cache disable */
#define TIMEN 0x00000020 /* Bit 5: Timer enable */
#define BUSLK 0x00000040 /* Bit 6: External bus lock */
#define FLG0O 0x00008000 /* Bit 15: FLAG0 1=output 0=input */
#define FLG1O 0x00010000 /* Bit 16: FLAG1 1=output 0=input */
#define FLG2O 0x00020000 /* Bit 17: FLAG2 1=output 0=input */
#define FLG3O 0x00040000 /* Bit 18: FLAG3 1=output 0=input */
#define CAFRZ 0x00080000 /* Bit 19: Cache freeze */
/* FLAG register */
#define FLG0 0x00000001 /* Bit 0: FLAG0 value */
#define FLG1 0x00000002 /* Bit 1: FLAG1 value */
#define FLG2 0x00000004 /* Bit 2: FLAG2 value */
#define FLG3 0x00000008 /* Bit 3: FLAG3 value */
/* ASTATx and ASTATy registers */
#define AZ 0x00000001 /* Bit 0: ALU result zero or fltg-pt. underflow */
#define AV 0x00000002 /* Bit 1: ALU overflow */
#define AN 0x00000004 /* Bit 2: ALU result negative */
#define AC 0x00000008 /* Bit 3: ALU fixed-pt. carry */
#define AS 0x00000010 /* Bit 4: ALU X input sign (ABS and MANT ops) */
#define AI 0x00000020 /* Bit 5: ALU fltg-pt. invalid operation */
#define MN 0x00000040 /* Bit 6: Multiplier result negative */
#define MV 0x00000080 /* Bit 7: Multiplier overflow */
#define MU 0x00000100 /* Bit 8: Multiplier fltg-pt. underflow */
#define MI 0x00000200 /* Bit 9: Multiplier fltg-pt. invalid operation */
#define AF 0x00000400 /* Bit 10: ALU fltg-pt. operation */
#define SV 0x00000800 /* Bit 11: Shifter overflow */
#define SZ 0x00001000 /* Bit 12: Shifter result zero */
#define SS 0x00002000 /* Bit 13: Shifter input sign */
#define BTF 0x00040000 /* Bit 18: Bit test flag for system registers */
#define CACC0 0x01000000 /* Bit 24: Compare Accumulation Bit 0 */
#define CACC1 0x02000000 /* Bit 25: Compare Accumulation Bit 1 */
#define CACC2 0x04000000 /* Bit 26: Compare Accumulation Bit 2 */
#define CACC3 0x08000000 /* Bit 27: Compare Accumulation Bit 3 */
#define CACC4 0x10000000 /* Bit 28: Compare Accumulation Bit 4 */
#define CACC5 0x20000000 /* Bit 29: Compare Accumulation Bit 5 */
#define CACC6 0x40000000 /* Bit 30: Compare Accumulation Bit 6 */
#define CACC7 0x80000000 /* Bit 31: Compare Accumulation Bit 7 */
/* STKYx and STKYy registers */
#define AUS 0x00000001 /* Bit 0: ALU fltg-pt. underflow */
#define AVS 0x00000002 /* Bit 1: ALU fltg-pt. overflow */
#define AOS 0x00000004 /* Bit 2: ALU fixed-pt. overflow */
#define AIS 0x00000020 /* Bit 5: ALU fltg-pt. invalid operation */
#define MOS 0x00000040 /* Bit 6: Multiplier fixed-pt. overflow */
#define MVS 0x00000080 /* Bit 7: Multiplier fltg-pt. overflow */
#define MUS 0x00000100 /* Bit 8: Multiplier fltg-pt. underflow */
#define MIS 0x00000200 /* Bit 9: Multiplier fltg-pt. invalid operation */
#define CB7S 0x00020000 /* Bit 17: DAG1 circular buffer 7 overflow */
#define CB15S 0x00040000 /* Bit 18: DAG2 circular buffer 15 overflow */
#define PCFL 0x00200000 /* Bit 21: PC stack full */
#define PCEM 0x00400000 /* Bit 22: PC stack empty */
#define SSOV 0x00800000 /* Bit 23: Status stack overflow (MODE1 and ASTAT) */
#define SSEM 0x01000000 /* Bit 24: Status stack empty */
#define LSOV 0x02000000 /* Bit 25: Loop stack overflow */
#define LSEM 0x04000000 /* Bit 26: Loop stack empty */
/* IRPTL and IMASK and IMASKP registers */
#define EMUI 0x00000001 /* Bit 0: Offset: 00: Emulator interrupt */
#define RSTI 0x00000002 /* Bit 1: Offset: 04: Reset */
#define IOPSPI 0x00000004 /* Bit 2: Offset: 08: IOP Space Accessed */
#define SOVFI 0x00000008 /* Bit 3: Offset: 0c: Stack overflow */
#define TMZHI 0x00000010 /* Bit 4: Offset: 10: Timer = 0 (high priority) */
#define VIRPTI 0x00000020 /* Bit 5: Offset: 14: Vector interrupt */
#define IRQ2I 0x00000040 /* Bit 6: Offset: 18: IRQ2- asserted */
#define IRQ1I 0x00000080 /* Bit 7: Offset: 1c: IRQ1- asserted */
#define IRQ0I 0x00000100 /* Bit 8: Offset: 20: IRQ0- asserted */
#define SPR0I 0x00000400 /* Bit 10: Offset: 28: SPORT0 receive DMA channel */
#define SPR1I 0x00000800 /* Bit 11: Offset: 2c: SPORT1 receive (or LBUF0) */
#define SPT0I 0x00001000 /* Bit 12: Offset: 30: SPORT0 transmit DMA channel */
#define SPT1I 0x00002000 /* Bit 13: Offset: 34: SPORT1 transmit (or LBUF0) */
#define LPISUMI 0x00004000 /* Bit 14: Offset: NA: Link buf. IRQ Sum */
#define EP0I 0x00008000 /* Bit 15: Offset: 50: Ext. port chan. 0 DMA */
#define EP1I 0x00010000 /* Bit 16: Offset: 54: Ext. port chan. 1 DMA */
#define EP2I 0x00020000 /* Bit 17: Offset: 58: Ext. port chan. 2 DMA */
#define EP3I 0x00040000 /* Bit 18: Offset: 5c: Ext. port chan. 3 DMA */
#define LSRQI 0x00080000 /* Bit 19: Offset: 60: Link service request */
#define CB7I 0x00100000 /* Bit 20: Offset: 64: Circ. buffer 7 overflow */
#define CB15I 0x00200000 /* Bit 21: Offset: 68: Circ. buffer 15 overflow */
#define TMZLI 0x00400000 /* Bit 22: Offset: 6c: Timer = 0 (low pri.) */
#define FIXI 0x00800000 /* Bit 23: Offset: 70: Fixed-pt. overflow */
#define FLTOI 0x01000000 /* Bit 24: Offset: 74: fltg-pt. overflow */
#define FLTUI 0x02000000 /* Bit 25: Offset: 78: fltg-pt. underflow */
#define FLTII 0x04000000 /* Bit 26: Offset: 7c: fltg-pt. invalid */
#define SFT0I 0x08000000 /* Bit 27: Offset: 80: user software int 0 */
#define SFT1I 0x10000000 /* Bit 28: Offset: 84: user software int 1 */
#define SFT2I 0x20000000 /* Bit 29: Offset: 88: user software int 2 */
#define SFT3I 0x40000000 /* Bit 30: Offset: 8c: user software int 3 */
/* LIRPTL register */
#define LP0I 0x00000001 /* Bit 0: Offset: 38: Link Buffer 0 DMA */
#define LP1I 0x00000002 /* Bit 1: Offset: 3c: Link Buffer 1 DMA */
#define LP2I 0x00000004 /* Bit 2: Offset: 40: Link Buffer 2 DMA */
#define LP3I 0x00000008 /* Bit 3: Offset: 44: Link Buffer 3 DMA */
#define LP4I 0x00000010 /* Bit 4: Offset: 48: Link Buffer 4 DMA */
#define LP5I 0x00000020 /* Bit 5: Offset: 4c: Link Buffer 5 DMA */
#define LP0MSK 0x00010000 /* Bit 16: Link Buffer 0 Interrupt Mask */
#define LP1MSK 0x00020000 /* Bit 17: Link Buffer 1 Interrupt Mask */
#define LP2MSK 0x00040000 /* Bit 18: Link Buffer 2 Interrupt Mask */
#define LP3MSK 0x00080000 /* Bit 19: Link Buffer 3 Interrupt Mask */
#define LP4MSK 0x00100000 /* Bit 20: Link Buffer 4 Interrupt Mask */
#define LP5MSK 0x00200000 /* Bit 21: Link Buffer 5 Interrupt Mask */
#define LP0MSKP 0x01000000 /* Bit 24: Link Buffer 0 Interrupt Mask Ptr */
#define LP1MSKP 0x02000000 /* Bit 25: Link Buffer 1 Interrupt Mask Ptr */
#define LP2MSKP 0x04000000 /* Bit 26: Link Buffer 2 Interrupt Mask Ptr */
#define LP3MSKP 0x08000000 /* Bit 27: Link Buffer 3 Interrupt Mask Ptr */
#define LP4MSKP 0x10000000 /* Bit 28: Link Buffer 4 Interrupt Mask Ptr */
#define LP5MSKP 0x20000000 /* Bit 29: Link Buffer 5 Interrupt Mask Ptr */
/* I/O Processor Registers */
#define SYSCON 0x00 /* System configuration register */
#define VIRPT 0x01 /* Vector interrupt register */
#define EPCON 0x02 /* Wait state configuration for external memory */
#define WAIT 0x02 /* Wait state configuration for external memory */
#define SYSTAT 0x03 /* System status register */
#define EPB0 0x04 /* External port DMA buffer 0 */
#define EPB1 0x05 /* External port DMA buffer 1 */
#define EPB2 0x06 /* External port DMA buffer 3 */
#define EPB3 0x07 /* External port DMA buffer 4 */
#define MSGR0 0x08 /* Message register 0 */
#define MSGR1 0x09 /* Message register 1 */
#define MSGR2 0x0a /* Message register 2 */
#define MSGR3 0x0b /* Message register 3 */
#define MSGR4 0x0c /* Message register 4 */
#define MSGR5 0x0d /* Message register 5 */
#define MSGR6 0x0e /* Message register 6 */
#define MSGR7 0x0f /* Message register 7 */
#define BMAX 0x18 /* Bus time-out maximum */
#define BCNT 0x19 /* Bus time-out counter */
#define ELAST 0x1b /* Address of last external access for page detect */
#define DMAC10 0x1c /* EP DMA10 control register */
#define DMAC11 0x1d /* EP DMA11 control register */
#define DMAC12 0x1e /* EP DMA12 control register */
#define DMAC13 0x1f /* EP DMA13 control register */
#define II4 0x30 /* Internal DMA4 memory address */
#define IM4 0x31 /* Internal DMA4 memory access modifier */
#define C4 0x32 /* Contains # of DMA4 transfers remaining */
#define CP4 0x33 /* Points to next DMA4 parameters */
#define GP4 0x34 /* DMA4 General purpose / 2-D DMA */
#define DB4 0x35 /* DMA4 General purpose / 2-D DMA */
#define DA4 0x36 /* DMA4 General purpose / 2-D DMA */
#define DMASTAT 0x37 /* DMA channel status register */
#define II5 0x38 /* Internal DMA5 memory address */
#define IM5 0x39 /* Internal DMA5 memory access modifier */
#define C5 0x3a /* Contains number of DMA5 transfers remaining */
#define CP5 0x3b /* Points to next DMA5 parameters */
#define GP5 0x3c /* DMA5 General purpose / 2-D DMA */
#define DB5 0x3d /* DMA5 General purpose / 2-D DMA */
#define DA5 0x3e /* DMA5 General purpose / 2-D DMA */
#define II10 0x40 /* Internal DMA10 memory address */
#define IM10 0x41 /* Internal DMA10 memory access modifier */
#define C10 0x42 /* Contains # of DMA10 transfers remaining */
#define CP10 0x43 /* Points to next DMA10 parameters */
#define GP10 0x44 /* DMA10 General purpose */
#define EI10 0x45 /* External DMA10 address */
#define EM10 0x46 /* External DMA10 address modifier */
#define EC10 0x47 /* External DMA10 counter */
#define II11 0x48 /* Internal DMA11 memory address */
#define IM11 0x49 /* Internal DMA11 memory access modifier */
#define C11 0x4a /* Contains # of DMA11 transfers remaining */
#define CP11 0x4b /* Points to next DMA11 parameters */
#define GP11 0x4c /* DMA11 General purpose */
#define EI11 0x4d /* External DMA11 address */
#define EM11 0x4e /* External DMA11 address modifier */
#define EC11 0x4f /* External DMA11 counter */
#define II12 0x50 /* Internal DMA12 memory address */
#define IM12 0x51 /* Internal DMA12 memory access modifier */
#define C12 0x52 /* Contains # of DMA12 transfers remaining */
#define CP12 0x53 /* Points to next DMA12 parameters */
#define GP12 0x54 /* DMA12 General purpose */
#define EI12 0x55 /* External DMA12 address */
#define EM12 0x56 /* External DMA12 address modifier */
#define EC12 0x57 /* External DMA12 counter */
#define II13 0x58 /* Internal DMA13 memory address */
#define IM13 0x59 /* Internal DMA13 memory access modifier */
#define C13 0x5a /* Contains # of DMA13 transfers remaining */
#define CP13 0x5b /* Points to next DMA13 parameters */
#define GP13 0x5c /* DMA13 General purpose */
#define EI13 0x5d /* External DMA13 address */
#define EM13 0x5e /* External DMA13 address modifier */
#define EC13 0x5f /* External DMA13 counter */
#define II0 0x60 /* Internal DMA0 memory address */
#define IM0 0x61 /* Internal DMA0 memory access modifier */
#define C0 0x62 /* Contains # of DMA0 transfers remaining */
#define CP0 0x63 /* Points to next DMA0 parameters */
#define GP0 0x64 /* DMA0 General purpose / 2-D DMA */
#define DB0 0x65 /* DMA0 General purpose / 2-D DMA */
#define DA0 0x66 /* DMA0 General purpose / 2-D DMA */
#define II1 0x68 /* Internal DMA1 memory address */
#define IM1 0x69 /* Internal DMA1 memory access modifier */
#define C1 0x6a /* Contains # of DMA1 transfers remaining */
#define CP1 0x6b /* Points to next DMA1 parameters */
#define GP1 0x6c /* DMA1 General purpose / 2-D DMA */
#define DB1 0x6d /* DMA1 General purpose / 2-D DMA */
#define DA1 0x6e /* DMA1 General purpose / 2-D DMA */
#define II2 0x70 /* Internal DMA2 memory address */
#define IM2 0x71 /* Internal DMA2 memory access modifier */
#define C2 0x72 /* Contains # of DMA2 transfers remaining */
#define CP2 0x73 /* Points to next DMA2 parameters */
#define GP2 0x74 /* DMA2 General purpose / 2-D DMA */
#define DB2 0x75 /* DMA2 General purpose / 2-D DMA */
#define DA2 0x76 /* DMA2 General purpose / 2-D DMA */
#define II3 0x78 /* Internal DMA3 memory address */
#define IM3 0x79 /* Internal DMA3 memory access modifier */
#define C3 0x7a /* Contains # of DMA3 transfers remaining */
#define CP3 0x7b /* Points to next DMA3 parameters */
#define GP3 0x7c /* DMA3 General purpose / 2-D DMA */
#define DB3 0x7d /* DMA3 General purpose / 2-D DMA */
#define DA3 0x7e /* DMA3 General purpose / 2-D DMA */
#define II6 0x80 /* Internal DMA6 memory address */
#define IM6 0x81 /* Internal DMA6 memory access modifier */
#define C6 0x82 /* Contains # of DMA6 transfers remaining */
#define CP6 0x83 /* Points to next DMA6 parameters */
#define GP6 0x84 /* DMA6 General purpose / 2-D DMA */
#define DB6 0x85 /* DMA6 General purpose / 2-D DMA */
#define DA6 0x86 /* DMA6 General purpose / 2-D DMA */
#define II7 0x88 /* Internal DMA7 memory address */
#define IM7 0x89 /* Internal DMA7 memory access modifier */
#define C7 0x8a /* Contains # of DMA7 transfers remaining */
#define CP7 0x8b /* Points to next DMA7 parameters */
#define GP7 0x8c /* DMA7 General purpose / 2-D DMA */
#define DB7 0x8d /* DMA7 General purpose / 2-D DMA */
#define DA7 0x8e /* DMA7 General purpose / 2-D DMA */
#define II8 0x90 /* Internal DMA8 memory address */
#define IM8 0x91 /* Internal DMA8 memory access modifier */
#define C8 0x92 /* Contains # of DMA8 transfers remaining */
#define CP8 0x93 /* Points to next DMA8 parameters */
#define GP8 0x94 /* DMA8 General purpose / 2-D DMA */
#define DB8 0x95 /* DMA8 General purpose / 2-D DMA */
#define DA8 0x96 /* DMA8 General purpose / 2-D DMA */
#define II9 0x98 /* Internal DMA9 memory address */
#define IM9 0x99 /* Internal DMA9 memory access modifier */
#define C9 0x9a /* Contains # of DMA9 transfers remaining */
#define CP9 0x9b /* Points to next DMA9 parameters */
#define GP9 0x9c /* DMA9 General purpose / 2-D DMA */
#define DB9 0x9d /* DMA9 General purpose / 2-D DMA */
#define DA9 0x9e /* DMA9 General purpose / 2-D DMA */
#define LBUF0 0xc0 /* Link buffer 0 */
#define LBUF1 0xc1 /* Link buffer 1 */
#define LBUF2 0xc2 /* Link buffer 2 */
#define LBUF3 0xc3 /* Link buffer 3 */
#define LBUF4 0xc4 /* Link buffer 4 */
#define LBUF5 0xc5 /* Link buffer 5 */
#define LCTL0 0xc6 /* Link buffer control */
#define LCTL1 0xc7 /* Link buffer control */
#define LCOM 0xc8 /* Link common control */
#define LAR 0xc9 /* Link assignment register */
#define LSRQ 0xca /* Link service request and mask register */
#define LPATH1 0xcb /* Link path register 1 */
#define LPATH2 0xcc /* Link path register 2 */
#define LPATH3 0xcd /* Link path register 3 */
#define LPCNT 0xce /* Link path counter */
#define CNST1 0xcf /* Link port constant 1 register */
#define CNST2 0xd0 /* Link port constant 2 register */
#define STCTL0 0xe0 /*Serial Port 0 Transmit Control Register */
#define SRCTL0 0xe1 /*Serial Port 0 Receive Control Register */
#define TX0 0xe2 /*Serial Port 0 Transmit Data Buffer */
#define RX0 0xe3 /*Serial Port 0 Receive Data Buffer */
#define TDIV0 0xe4 /*Serial Port 0 Transmit Divisor */
#define TCNT0 0xe5 /*Serial Port 0 Transmit Count Reg */
#define RDIV0 0xe6 /*Serial Port 0 Receive Divisor */
#define RCNT0 0xe7 /*Serial Port 0 Receive Count Reg */
#define MTCS0 0xe8 /*Serial Port 0 Mulitchannel Transmit Selector */
#define MRCS0 0xe9 /*Serial Port 0 Mulitchannel Receive Selector */
#define MTCCS0 0xea /*Serial Port 0 Mulitchannel Transmit Selector */
#define MRCCS0 0xeb /*Serial Port 0 Mulitchannel Receive Selector */
#define SPATH0 0xee /*Serial Port 0 Path Length (Mesh Multiprocessing) */
#define SPCNT0 0xef /*Serial Port 0 Path Counter (Mesh Multiprocessing) */
#define STCTL1 0xf0 /*Serial Port 1 Transmit Control Register */
#define SRCTL1 0xf1 /*Serial Port 1 Receive Control Register */
#define TX1 0xf2 /*Serial Port 1 Transmit Data Buffer */
#define RX1 0xf3 /*Serial Port 1 Receive Data Buffer */
#define TDIV1 0xf4 /*Serial Port 1 Transmit Divisor */
#define TCNT1 0xf5 /*Serial Port 1 Transmit Count Reg */
#define RDIV1 0xf6 /*Serial Port 1 Receive Divisor */
#define RCNT1 0xf7 /*Serial Port 1 Receive Count Reg */
#define MTCS1 0xf8 /*Serial Port 1 Mulitchannel Transmit Selector */
#define MRCS1 0xf9 /*Serial Port 1 Mulitchannel Receive Selector */
#define MTCCS1 0xfa /*Serial Port 1 Mulitchannel Transmit Selector */
#define MRCCS1 0xfb /*Serial Port 1 Mulitchannel Receive Selector */
#define SPATH1 0xfe /*Serial Port 1 Path Length (Mesh Multiprocessing) */
#define SPCNT1 0xff /*Serial Port 1 Path Counter (Mesh Multiprocessing) */
/* SYSCON Register */
#define SRST 0x00000001 /* Soft Reset */
#define BSO 0x00000002 /* Boot Select Override */
#define IIVT 0x00000004 /* Internal Interrupt Vector Table */
#define IWT 0x00000008 /* Instruction word xfer (0=data, 1=inst) */
#define HPM000 0x00000000 /* Host packing mode: None */
#define HPM001 0x00000010 /* Host packing mode: 16/48 */
#define HPM010 0x00000020 /* Host packing mode: 16/64 */
#define HPM011 0x00000030 /* Host packing mode: 32/48 */
#define HPM100 0x00000040 /* Host packing mode: 32/64 */
#define HMSWF 0x00000080 /* Host pack order (0=LSW first, 1=MSW) */
#define HPFLSH 0x00000100 /* Host pack flush */
#define IMDW0X 0x00000200 /* Int. mem. block 0, extended data (40 bit) */
#define IMDW1X 0x00000400 /* Int. mem. block 1, extended data (40 bit) */
#define ADREDY 0x00000800 /* Active Drive REDY */
#define BHD 0x00010000 /* Buffer Hang Disable */
#define EBPR00 0x00000000 /* External bus priority: Even */
#define EBPR01 0x00020000 /* External bus priority: Core has priority */
#define EBPR10 0x00040000 /* External bus priority: IO has priority */
#define DCPR 0x00080000 /* Select rot. priority on DMA10 - DMA13 */
#define LDCPR 0x00100000 /* Select rot. priority on DMA4 - DMA9 */
#define PRROT 0x00200000 /* Select rot. priority LPORT/EPORT */
/* SYSTAT Register */
#define HSTM 0x00000001 /* Host is the Bus Master */
#define BSYN 0x00000002 /* Bus arbitration logic is synchronized */
#define CRBM 0x00000070 /* Current ADSP2116x Bus Master */
#define IDC 0x00000700 /* ADSP2116x ID Code */
#define DWPD 0x00001000 /* Direct write pending (0=none, 1=pend) */
#define VIPD 0x00002000 /* Vector interrupt pending (1 = pending) */
#define HPS 0x0000c000 /* Host pack status */
/* WAIT or EPCON Register */
#define EB0BE 0x00000001 /* External Bank 0 Burst Enable (if 1 wait) */
#define EB0IE 0x00000002 /* External Bank 0 Idle Cycle Enable */
#define EB1BE 0x00000020 /* External Bank 1 Burst Enable (if 1 wait) */
#define EB1IE 0x00000040 /* External Bank 1 Idle Cycle Enable */
#define EB2BE 0x00000400 /* External Bank 2 Burst Enable (if 1 wait) */
#define EB2IE 0x00000800 /* External Bank 2 Idle Cycle Enable */
#define EB3BE 0x00008000 /* External Bank 3 Burst Enable (if 1 wait) */
#define EB3IE 0x00010000 /* External Bank 3 Idle Cycle Enable */
#define UBBE 0x00100000 /* Unbanked Burst Enable (if 1 wait) */
#define UBIE 0x00200000 /* Unbanked Idle Cycle Enable */
#define PAGEIS 0x10000000 /* 1 idle cyc. on DRAM page bound. cross */
#define MMSWS 0x20000000 /* Single wait state for MMS access */
#define HIDMA 0x80000000 /* Single idle cycle for DMA handshake */
Listing 2. IVT.ASM ADSP-21160 Runtime Header FileSIZE=1>
/* IVT.asm Assembly runtime header for interrupt vector table of the ADSP-2116x */
/* Program memory segment for interrupt vector table */
.extern main; /* Beginning of application program */
.SEGMENT/PM isr_tabl; /* Interrupt Service Table */
emulator: NOP; NOP; NOP; NOP; /* Reserved interrupt vector for emulator; do not place code here */
rst_svc: IDLE; /* Vector for reset: */
jump main; /* used by loader during final initialization */
iiopai_svc: RTI; RTI; RTI; RTI; /* Vector for illegal IOP register space access: */
sovfi_svc: RTI; RTI; RTI; RTI; /* V. for status/loop stack overflow or PC stack full */
tmzhi_svc: RTI; RTI; RTI; RTI; /* Vector for high priority timer interrupt: */
virpti_svc: RTI; RTI; RTI; RTI; /* Vector for vectored interrupt: */
irq2_svc: RTI; RTI; RTI; RTI;/* Vector for external interrupt 2: */
irq1_svc: RTI; RTI; RTI; RTI; /* Vector for external interrupt 1: */
irq0_svc: RTI; RTI; RTI; RTI; /* Vector for external interrupt 0: */
Reserved1: NOP; NOP; NOP; NOP; /* Reserved interrupt vector */
spr0_svc: RTI; RTI; RTI; RTI; /* Vectors for Serial port DMA channels: */
spr1_svc: RTI; RTI; RTI; RTI;
spt0_svc: RTI; RTI; RTI; RTI;
spt1_svc: RTI; RTI; RTI; RTI;
lb0_svc: RTI; RTI; RTI; RTI; /* Vectors for link buffer DMA channels: */
lb1_svc: RTI; RTI; RTI; RTI;
lb2_svc: RTI; RTI; RTI; RTI;
lb3_svc: RTI; RTI; RTI; RTI;
lb4_svc: RTI; RTI; RTI; RTI;
lb5_svc: RTI; RTI; RTI; RTI;
ep0_svc: RTI; RTI; RTI; RTI; /* Vectors for External port DMA channels: */
ep1_svc: RTI; RTI; RTI; RTI;
ep2_svc: RTI; RTI; RTI; RTI;
ep3_svc: RTI; RTI; RTI; RTI;
lsrq_svc: RTI; RTI; RTI; RTI; /* Vector for Link service request: */
cb7_svc: RTI; RTI; RTI; RTI; /* Vector for DAG1 pointer 7 circular buffer overflow: */
cb15_svc: RTI; RTI; RTI; RTI; /* Vector for DAG2 pointer 15 circular buffer overflow: */
tmzl_svc: RTI; RTI; RTI; RTI; /* Vector for lower priority timer interrupt: */
fixi_svc: RTI; RTI; RTI; RTI; /* Vector for fixed point overflow interrupt: */
fltoi_svc: RTI; RTI; RTI; RTI; /* Vector for floating point overflow interrupt: */
fltui_svc: RTI; RTI; RTI; RTI; /* Vector for floating point underflow interrupt: */
fltii_svc: RTI; RTI; RTI; RTI; /* Vector for floating point invalid interrupt: */
sft0i_svc: RTI; RTI; RTI; RTI; /* Vector for user software 0 interrupt: */
sft1i_svc: RTI; RTI; RTI; RTI; /* Vector for user software 1 interrupt: */
sft2i_svc: RTI; RTI; RTI; RTI; /* Vector for user software 2 interrupt: */
sft3i_svc: RTI; RTI; RTI; RTI; /* Vector for user software 3 interrupt: */
Reserved2: NOP; NOP; NOP; NOP; /* Reserved interrupt vector: */
Listing 3. 21160.ldf Linker Description File
// 21160.ldf
// Linker Description File for the 21160
// ADSP-21160 Memory Map:
// ------------------------------------------------
// Internal memory 0x0000 0000 to 0x0007 ffff
// ------------------------------------------------
// 0x0000 0000 to 0x0000 00ff IOP Regs
// 0x0000 0100 to 0x0001 ffff (reserved)
// Block 0 0x0002 0000 to 0x0002 7fff Long Word (64) Addresses
// Block 1 0x0002 8000 to 0x0002 ffff Long Word (64) Addresses
// 0x0003 0000 to 0x0003 ffff (reserved)
// Block 0 0x0004 0000 to 0x0004 ffff Normal Word (32/48) Addresses
// Block 1 0x0005 0000 to 0x0005 ffff Normal Word (32/48) Addresses
// 0x0006 0000 to 0x0007 ffff (reserved)
// Block 0 0x0008 0000 to 0x0009 ffff Short Word (16) Addresses
// Block 1 0x000A 0000 to 0x000B ffff Short Word (16) Addresses
// 0x000C 0000 to 0x000f ffff (reserved)
// ------------------------------------------------
// Multiproc memory 0x0010 0000 to 0x007f ffff
// ------------------------------------------------
// 0x0010 0000 to 0x001f ffff SHARC ID=001 Internal memory
// 0x0020 0000 to 0x002f ffff SHARC ID=010 Internal memory
// 0x0030 0000 to 0x003f ffff SHARC ID=011 Internal memory
// 0x0040 0000 to 0x004f ffff SHARC ID=100 Internal memory
// 0x0050 0000 to 0x005f ffff SHARC ID=101 Internal memory
// 0x0060 0000 to 0x006f ffff SHARC ID=110 Internal memory
// 0x0070 0000 to 0x007f ffff SHARC ID=all Internal memory
// ------------------------------------------------
// External memory 0x0080 0000 to 0xffff ffff
// ------------------------------------------------
SEARCH_DIR( $ADI_DSP\21k\lib)
$LIBRARIES = lib060.dlb;
// Memory architecture description for this example on a ADSP-21160.
// 256 48-bit words for interrupt vector table (reset vector location).
// 1792 48-bit words of program memory for code storage.
// 20k 32-bit words of program memory for data storage.
// 64k 32-bit words of data memory for data storage.
{INCLUDE ("mem21160.h")} // End MEMORY
PROCESSOR p0
LINK_AGAINST( $COMMAND_LINE_LINK_AGAINST) // Other object files to link against.
OUTPUT( $COMMAND_LINE_OUTPUT_FILE ) // Resulting executable file name.
// Map the sections specified in the program files to sections declared in
// MEMORY and use these sections to create the object file for processor p0.
INPUT_SECTIONS( $OBJECTS(isr_tabl) $LIBRARIES(isr_tabl))
} >isr_tabl
INPUT_SECTIONS( $OBJECTS(bk0_code) $LIBRARIES(bk0_code))
} >bk0_code
INPUT_SECTIONS( $OBJECTS(bk0_data) $LIBRARIES(bk0_data))
} >bk0_data
INPUT_SECTIONS( $OBJECTS(bk1_data) $LIBRARIES(bk1_data))
} >bk1_data
}// End SECTIONS
} // End p0
Listing 4. Mem21160.h Memory Description For Linker Description File
// mem21160.h
isr_tabl { TYPE(PM RAM) START(0x00040000) END(0x000400ff) WIDTH(48) }
bk0_code { TYPE(PM RAM) START(0x00040100) END(0x000407ff) WIDTH(48) }
bk0_data { TYPE(PM RAM) START(0x00043000) END(0x00047fff) WIDTH(32) }
bk1_data { TYPE(DM RAM) START(0x00050000) END(0x0005ffff) WIDTH(32) }
// mem21060.h
isr_tabl { TYPE(PM RAM) START(0x00020000) END(0x000200ff) WIDTH(48) }
bk0_code { TYPE(PM RAM) START(0x00020100) END(0x000207ff) WIDTH(48) }
bk0_data { TYPE(PM RAM) START(0x00023000) END(0x00027fff) WIDTH(32) }
bk1_data { TYPE(DM RAM) START(0x00030000) END(0x0003ffff) WIDTH(32) }


text:
Our Advantage
Need Help?
Compare Related Products
Our price: $78.72
Our price: $63.23
Our price: $198.60
Our price: $39.28
Magnaflow94004 49-State Semi-Universal Catalytic Converter - 49-State Legal - no CA shipments, Minor Modifications
Part #: M6694004 | Mfr #: 94004
Ships out in 1-2 Business Days
- Low Price Guarantee
4 out of 5 stars
(2 customer reviews)
- Overview
- Manufacturer info
- Extended Warranty
- Related Products
- Related Products
- Series: Magnaflow 49-State Semi-Universal
- Location: Driver Side
- Emissions: 49-State Legal - no CA shipments
- Product Fit: Minor Modifications
- Quantity Sold: Sold Individually
- Tube Material: Stainless Steel
- Anticipated Ship Out Time: 1-2 Business Days
- Catalyst Substrate Material: Ceramic honeycomb
- Dimensions: 12 in. L x 6.5 in. W x 4 in. H, 16 in. overall length
- EO Number: Not applicable
- Warranty: Magnaflow 25,000 Mile Limited Warranty
Product reviews
Works As Intended by Kyle, August 10, 2012
|Ease of Use/Installation:
|Overall Rating:
Had it installed quick and easy at the shop. It is a universal converter so it doesnt come with mounting flanges no universal does. You have to take it to a professional as there is cutting and welding involved to fit but thats what makes a universal cheaper. If you want a more do it yourself then get a direct fit converter. I went universal for the savings and it does the job just fine.
Wrong fit, no mounting flanges included by Lengo, May 30, 2012
|Ease of Use/Installation:
|Overall Rating:
The 'minor modifications might be required' in the description of this item cost me an additional sixty dollars in labor and parts by a muffler shop. Had I walked away from the shop to call or write to Autopartswharehouse, my engine would have still been in peril due to further delay. 'Performance' is not rated. It takes time to determine a part's performance. How long it lasts counts.


text:
Greetings from Atlanta!
More than 75 members joined InfoComm in Atlanta for a day featuring manufacturers' training from Biamp, Chief, Digital Projection, and Mediasite by Sonic Foundry; a special presentation on Digital Signage from Lyle Bunn, BUNN Co.; and a roundtable discussion about how InfoComm can continue to help advance the professional AV industry. Tomorrow, the industry will be joined by AV end-users for our AV Technology Today conference.


text:
Get LISNews via email! Enter Your Email Address:
While most of us see librarians sitting and talking to people or moving quietly about the facility, they are, in fact, quite an active group. One is training as a competitive barrel racer. Others are belly dancers. There are several long-distance runners. These individuals are committed to improving their fitness, which will help them maintain their focus on the demands of research and data management that are part of a modern librarian's daily life.


text:
Support Information:
Contact Information
Want to know more about Dakota State? For information on undergraduate programs email the admission office at email@example.com or call 1-888-DSU-9988 or 888-378-9988. You can also visit the website at http://admissions.dsu.edu/.
For information on graduate programs email the graduate office at email@example.com or call 888-DSU-9988 or 605-256-5799. You can visit their website at http://www.dsu.edu/gradoffice/.
Emergency and After-hours Contact:
For an after-hours emergency, contact the night watchman at 9-480-3348 (if dialing from a DSU phone.) Office number is 5221. The night watchman's hours are Mon-Fri 8pm-4am.
If the watchman cannot be reached, please call one of the maintenance people:
Brian Benson (Plumbing Maintenance) 489-2549
Pat Keating (Physical Plant Director) 256-4085
Prefer to use paper and pen? Write us at:
Dakota State University
820 N Washington Ave
Madison, SD 57042


text:
Any interested Utah State University student should turn the documents listed below into Natalee Champlin, SEED Program Coordinator, email@example.com, located in BUS 309
Students interested in applying for Peru must be fluent in Spanish. Ghana is English speaking.
Students in any major can meet the education requirements to become a candidate for the SEED Internship. There are three possible options:
MGT 3000(3): Entrepreneurship: Starting Your Own Business
*** Online Course that can be completed any semester**
(typically the route taken by most students)
MGT 3510(2): New Venture Fundamentals
MGT 3540(2): New Venture Financing
(typically the route taken by student enrolled in the entrepreneurship minor)
ACCT 2020 (3): Managerial Accounting
FIN 3400 (3): Corporate Finance
MGT 3110(3): Managing Organization and People (DSS)
(typically the route taken by business students)
Dates of Travel
Application Deadline
|Spring Internship
|2nd week of January thru 2nd week of April
|September 31
|Summer Internship
|2nd week of May thru 2nd week of August
|January 31
|Fall Internship
|2nd week of September thru 2nd week of December
|January 31
**Summer is the most competitive semester**


text:
Manage your payroll easily with Ceridian Payroll Login!
Ceridian is a provider of HR solutions that help clients focus on their core business, reduce costs and develop their organizational capacity by providing services in recruitment, remuneration, management, development and mobilization of personnel. Trusted partner of more than 90 000 US and Canadian companies, Ceridian provides a full range of HR solutions, whether services payroll (Ceridian Payroll Login), recruitment and staffing, or training and development as well as workforce management.
How to Use Ceridian Payroll Login
Service by phone, fax or computer
Needs to pay simple: The Ceridian payroll login service by internet – provided in partnership with US Canada Trust – is convenient, inexpensive and simple:
- Your designated team to call you each pay period to collect information on the payroll.
- Payroll deductions and calculations are made.
- Checks and / or direct deposit statements are prepared for you.
If your ceridian payroll needs are more complicated: please read the management information system services, human resources and payroll to Ceridian . It offers solutions cost-effective, powerful, allowing you to better manage your HR data and payroll.
- Send your data through specialized software, running under Windows or DOS.
- Ceridian Canada will produce your reports, your checks and / or direct deposits for you.
Tips for payroll
- Your experienced team of support for small business can be contacted by a phone call when you need advice on legislation relating to payroll and other related topics.
- The use of external payroll services Ceridian Canada can save you. You pay a basic charge per pay period for signing checks and a comprehensive set of reports and fees by check. Ceridian Canada also offers an option of direct deposit.
Employment records are prepared for you
- Employment records can be created on the application payday or between paydays.
Support reliable year-end
- Ceridian prepares T4s 1s and 2s T4A at the end of the year or when required. The services include year-end summary reports for your support of payroll data which are prepared by payroll professionals.
Automatic Reconciliation and Remittances
- Ceridian Canada will reconcile your payroll and send your remittances to the Receiver General for you – eliminating the risk of late payments and fees associated with it.
Confidential service
- For security purposes, all matters relating to your payroll will be discussed with you or someone you have designated. To ensure complete confidentiality, your pay will be delivered in a sealed envelope.
Features simplified reporting
- For ease of reference, the system offers a set of reports important information on the earnings of your employees, payroll deductions, contributions, cost of service and more.
Pay stubs within 24 hours following
- Within 24 hours of receipt of your payroll information, Ceridian can have signed checks or pay stubs for distribution. Each employee receives an accurate record of the hours, earnings and deductions, including the year to date data.
How to start
- To contact a representative of Ceridian , visit Ceridian for more information.
- you can find here Ceridian Payroll Login


text:
|Home Software category Just in softwares Submit a program Contact us Link to us
Home > Security & Privacy::Anti-Spam & Anti-Spy Tools > Detect RAT Backdoor 1.1.91
Detect RAT Backdoor 1.1.91
Powerful Smart Shields block threats before they reach your computer.Company: Detect RAT Backdoor
Platform: Win95,Win98,WinME,WinNT 4.x,Windows2000,WinXP,Vista
Size: 8192 KB
Price: USD $39.95
Release Date: 2008-02-03
Screenshot URL: http://www.vcxd.com/images/spyware/061.jpg
Category: Security & Privacy::Anti-Spam & Anti-Spy Tools
Detect RAT Backdoor is a tool to stay safe from dangerous spyware, worms, and Trojans. Install Detect RAT Backdoor on your PC, and use the Internet without fear of infection. Powerful Smart Shields block threats before they reach your computer. New Email shield scans incoming and outgoing emails. Spyware attacks can wreck your computer making it impossible to use.
Related keywords:
Detect RAT Backdoor
Detect RAT Backdoor Related Titles:Able Spyware Scan and Destroy 1.12.05 - Able Spyware Scan and Destroy can detect and remove spyware files and viruses.
Spy Emergency 14.0.305 - Anti-Spyware, Anti-Trojan, Anti-Spam Solution.
Clipboard Auto Clear 1.01.19 - Safety and efficiency for your Windows clipboard
IObit Malware Fighter 18.104.22.168(12 - Detect and Remove the Deepest Malware that Your Antivirus/AntiSpyware Missed
SpamBully 22.214.171.124 - SpamBully spam filter for Outlook, Outlook Express and Live Mail
SpamBully 22.214.171.124 - SpamBully spam filter for Outlook, Outlook Express and Live Mail
PCBooster Free AntiSpyware 7.3.8 - Search out & remove all the spyware and other malware threats.
Advanced Tracks Eraser 5.6.1 - Protect your privacy - Erase all tracks of your Internet and Computer activities
YAC 5.6.100 - YAC is an all-in-one free professional tool to keep your PC safe, clean and fast
Free AntiSpyware 7.2.3 - Powerful anti-spyware software to search and destroy malicious programs.
Free Malware Sweep 5.2.9 - It's a free anti-malware program to search & destroy any common & tough malware.
Malware KO Free 4.2.5 - Free anti-malware software to detect and remove all traces of malware.
Audio & Multimedia Business Communications Desktop Development Dwg to pdf Education Dwg Converter Games & Entertainment Graphic Apps Convert PDF to DWG Home & Hobby Network & Internet News Security & Privacy Servers System Utilities Web Development Others
Copyright © 2000 - 2014 FreeSharewareCenter.com - Freeware and Shareware Download Center.
All Rights Reserved.


text:
Wide-angle lenses are the ones with focal length shorter than longest edge of imaging surface (36mm on 35mm full frame, about 24mm on APS-C).
149 views
How do I rig up a color filter for my Sigma 8-16mm Ultrawide?
I am a bit confused... I'm not sure if the cokin system will work on my lens, as my lens doesn't have threads for a filter. I've found that placing a Z series cokin filter in front of the lens will ...


text:
No Items
There is nothing to display yet, check back soon.
Ever since Shakin' It 4 Daddy hit the internet I fell in love with Nicki Minaj. At first I used to rap her verse as a form of laughter because I thought it was so bogus but as I began to give the raps life instead of just reciting them I started to get the full effect that was Nicki Minaj. I soon started checking up on iTunes for other actual verses by Nicki but couldn't find anything so I search the Internet and found Itty Bitty Piggy. I can now say that i can fluently recite 86% of the nicki songs/ verses out there. My dream is to actually rap with Nicki on a one-on-on basis but that has yet to happen. I did luckily get to meet her when she was down in New Orleans and it was mind blowing. She was the sweetest artist I ever met and you could tell she genuinely cared about her fans and wanted them to feel loved. I vow to get myself into a Nicki concert as soon as possible and show her how much I love her but until I actually get to show her in person my Nicki work will never be done. I know it sounds corny but everytime there is a dance at one of the schools people look for me when Nicki comes on because they know they are going to get an exact replica of Nicki, just in a male (white boy) form lol. Pink Friday is my inspiration and Nicki is my musical life. Thank you Nicki for all the fun times you have brought me. Love ya :)
There is nothing to display yet, check back soon.
There is nothing to display yet, check back soon.
Last login: 17 months ago
Nicki's Ho is a male College Sophomore from New Orleans. He has been a member of this site for 4 years.
So far Nicki's Ho has earned 830pts and has 1290 views!
I haven't added this to my profile yet
There is nothing to display yet, check back soon.