text:
|Publication number
|Publication type
|Application number
|Publication date
|Jan 24, 2012
|Priority date
|Aug 16, 2005
|Fee status
|Also published as
|Publication number
|David Lewis, Vaughn Betz, Paul Leventis, Christopher Lane, Andy Lee, Jeffrey Watt, Timothy Vanderhoek
|Original Assignee
|Altera Corporation
|Export Citation
|BiBTeX, EndNote, RefMan
|Patent Citations (40), Non-Patent Citations (7), Referenced by (6), Classifications (7), Legal Events (1)
|External Links: USPTO, USPTO Assignment, Espacenet
This application is a divisional of application Ser. No. 11/204,570, filed on Aug. 16, 2005, titled 'Apparatus and Methods for Optimizing the Performance of Programmable Logic Devices,' now U.S. Pat. No. 7,400,167, which is hereby incorporated by reference in its entirety.
The inventive concepts relate generally to optimizing the performance of programmable logic devices (PLDs). More particularly, the invention concerns optimizing power consumption and obtaining an optimal level of power consumption and speed of operation of PLDs.
Modern PLDs have increased, and continue to increase, in complexity. Typical PLDs contain several tens of millions of transistors. On the one hand, the increased complexity of the PLDs has resulted in improved performance levels and increased flexibility. On the other hand, PLDs' complexity and the large number of transistors has resulted in increased power consumption in the device. As device dimensions decrease below 0.1 micron, power becomes a more critical concern. This trend will likely continue, as the complexity of PLDs increases.
One method of addressing power consumption is to reduce the supply voltage of the chip, but this technique is less attractive in a PLD because the threshold drop of the n-type metal oxide semiconductor (NMOS) pass transistors causes a relatively serious degradation in speed. It is possible to overcome this limitation by boosting the gate voltage on the pass transistors, but doing so may cost extra processing steps to provide an extra oxide thickness, as well as possibly require a charge pump to supply the extra current. A need therefore exists for optimizing power consumption of PLDs for desired performance characteristics.
The disclosed novel concepts relate to apparatus and methods for optimizing power consumption in PLDs. More specifically, the inventive concepts provide solutions aimed at the increasing or excessive power consumption levels in PLDs. In one embodiment, a PLD includes a pair of circuits in a user's design to be implemented using the PLD's resources. The circuits are powered by two supply voltages. More specifically, one circuit in the user's design is configured to be powered by one supply voltage, whereas the second circuit is configured to be powered by a second supply voltage. At least one of the supply voltages is determined by a PLD computer-aided design (CAD) flow used to implement the user's design in the PLD.
In another embodiment, a PLD includes a pair of circuits in a user's design to be implemented using the PLD's resources. The circuits are powered by two supply voltages. More specifically, one circuit in the user's design is configured to be powered by one supply voltage, whereas the second circuit is configured to be powered by a second supply voltage. The supply voltages are different from one another (one supply voltage is lower than the other supply voltage).
Another aspect of the invention relates to methods of optimizing or reducing power consumption in PLDs. In one embodiment, a method of implementing an electronic circuit by using resources within a PLD powered by two supply voltages includes assigning a nominal level to the one of the supply voltages, say, the second supply voltage. The method also includes performing place and route of the resources within the PLD used to implement the electronic circuit, and determining a value of the second supply voltage level that meets a timing specification of the electronic circuit.
In another embodiment, a method of implementing an electronic circuit by using resources within a PLD powered by two supply voltages includes assigning a nominal level to the one of the supply voltages, say, the second supply voltage. The method also includes performing a placement of the resources within the PLD, optimizing the placement by using delay estimates that correspond to the second supply voltage level, and determining a value of the second supply voltage level that meets a timing specification of the electronic circuit.
The appended drawings illustrate only exemplary embodiments of the invention and therefore should not be considered or construed as limiting its scope. Persons of ordinary skill in the art who have the benefit of the description of the invention appreciate that the disclosed inventive concepts lend themselves to other equally effective embodiments. In the drawings, the same numeral designators used in more than one drawing denote the same, similar, or equivalent functionality, components, or blocks.
The inventive concepts contemplate apparatus and associated methods for optimizing the performance of PLDs, including optimizing power consumption within PLDs. One feature of the inventive concepts relates to PLDs include structures that provide a configurable power supply voltage for routing drivers and logic, while retaining a higher voltage on pass transistor gates.
Another feature of the inventive concepts relates to computer-aided design (CAD) flows determine and optimize (or tend to optimize) the voltage that minimizes (or tends to minimize) power consumption. The architecture and CAD flows also combine effectively with selective speed/power control or trade-off for regions in the PLD for further power consumption reduction. The inventive concepts also include methods for determining appropriate values of supply voltage and assigning speed/power configurations to configurable regions on the PLD.
Note that
Programmable logic 106 includes blocks of configurable or programmable logic circuitry, such as look-up tables (LUTs), product-term logic, multiplexers (MUXs), logic gates, registers, memory, and the like. Programmable interconnect 109 couples to programmable logic 106 and provides configurable interconnects (coupling mechanisms) between various blocks within programmable logic 106 and other circuitry within or outside PLD 103.
Control circuitry 136 controls various operations within PLD 103. Under the supervision of control circuitry 136, PLD configuration circuitry 130 uses configuration data (which it obtains from an external source, such as a storage device, a host, etc.) to program or configure the functionality of PLD 103. Configuration data are typically used to store information in CRAM 133. The contents of CRAM 133 determine the functionality of various blocks of PLD 103, such as programmable logic 106 and programmable interconnect 109.
I/O circuitry 112 may constitute a wide variety of I/O devices or circuits, as persons of ordinary skill in the art who have the benefit of the description of the invention understand. I/O circuitry 112 may couple to various parts of PLD 103, for example, programmable logic 106 and programmable interconnect 109. I/O circuitry 112 provides a mechanism and circuitry for various blocks within PLD 103 to communicate with external circuitry or devices.
Test/debug circuitry 115 facilitates the testing and troubleshooting of various blocks and circuits within PLD 103. Test/debug circuitry 115 may include a variety of blocks or circuits known to persons of ordinary skill in the art who have the benefit of the description of the invention. For example, test/debug circuitry 115 may include circuits for performing tests after PLD 103 powers up or resets, as desired. Test/debug circuitry 115 may also include coding and parity circuits, as desired.
PLD 103 may include one or more processors 118. Processor 118 may couple to other blocks and circuits within PLD 103. Processor 118 may receive data and information from circuits within or external to PLD 103 and process the information in a wide variety of ways, as persons skilled in the art with the benefit of the description of the invention appreciate. One or more of processor(s) 118 may constitute a digital signal processor (DSP). DSPs allow performing a wide variety of signal processing tasks, such as compression, decompression, audio processing, video processing, filtering, and the like, as desired.
PLD 103 may also include one or more communication circuits 121. Communication circuit(s) 121 may facilitate data and information exchange between various circuits within PLD 103 and circuits external to PLD 103, as persons of ordinary skill in the art who have the benefit of the description of the invention understand.
PLD 103 may further include one or more memories 124 and one or more controller(s) 127. Memory 124 allows the storage of various data and information (such as user-data, intermediate results, calculation results, etc.) within PLD 103. Memory 124 may have a granular or block form, as desired. Controller 127 allows interfacing to, and controlling the operation and various functions of circuitry outside the PLD. For example, controller 127 may constitute a memory controller that interfaces to and controls an external synchronous dynamic random access memory (SDRAM), as desired.
Interface circuit 256 and interface circuit 259 provide a configurable or programmable way for programmable logic 106 block of circuitry to couple to programmable interconnect 109 (and hence to other programmable logic 106, as
In exemplary embodiments according to the invention, power consumption is reduced by providing separate power supply voltages or power supplies for regions of CRAM 133 and pass gates, and for logic and routing, and determining appropriate voltages for the power supplies. In such a configuration, one power supply is used for CRAM 133 and pass transistor gates, and another power supply is provided for drivers and programmable logic 106.
Other supply voltages (not shown explicitly in the figures), such as body bias voltages, Vbb_p, Vbb_nl, and Vbb_nh may also be supplied, as desired. Such voltages may be used as configurable body bias voltages, for use, for example, as described in U.S. patent application Ser. No. 10/865,402, Attorney Docket No. ALTR:026CIP, titled "Apparatus and Methods for Adjusting Performance of Integrated circuit," filed on Jun. 10, 2004. In one embodiment, a single Vbb_p may be supplied to a single N-well, and various regions on the chip may select between Vbb_nl and Vbb_nh for P-wells, depending on whether a region of the PLD is designated as low speed or high speed, respectively.
Furthermore, one may obtain at least one of the supply voltages from another source, as desired. Put another way, in such a configuration, regulator 303 supplies at least one of the supply voltages VDDL and VDDH. At least one of the supply voltages (VDDL and VDDH) is determined by a CAD flow (described below in detail) to meet performance requirements of a user's design when implemented using PLD 103.
Each of the supply voltages (VDDL and VDDH) provides power to at least a portion of the PLD. As noted, the VDDL supply has a lower voltage level than does the VDDH supply. The lower voltage level of the VDDL supply reduces or (tends to reduce) power consumption within the PLD. More specifically, because power dissipation and, hence, consumption, varies as the square of the supply voltage, using a VDDL supply with a lower voltage level reduces (or tends to reduce) the PLD's power consumption, as compared to the case where one supply voltage, say, VDDH, supplies power to the PLD.
Information to represent the supply voltage(s) is stored in CRAM cells 133A-133C. Based on information in CRAM cells 133A-133C, power code generator 309 generates one or more signals 315 and supplies the signal(s) to regulator 303. Regulator 303 generates supply voltage(s) that correspond to information it receives via signal(s) 315. In other words, signal(s) 315 act as control signal(s) for regulator 303 and determine the levels of its output voltages.
Note that, in addition to information in CRAM cells 133A-133C, power code generator 309 may use other information in order to generate control signal(s) 315. For example, power code generator 309 may use information specific to a particular die, such as process related data stored on fuse-programmed memory cells 312A-312C at wafer sort time.
Other possibilities include circuits to measure process related information and incorporate the information in control signal(s) 315. For example, if the particular die has fast transistors then it will be possible to reduce the value of the supply voltage and still meet the user's performance (e.g., speed) requirements. In general, circuitry in power code generator 309 may determine the appropriate control signal(s) 315 to send as a function of both the desired supply voltage chosen by the CAD flow for some nominal process variation, and the specific process variation information encoded on that die in fuses or other non-volatile memory, or the values determined by process monitoring circuit 306.
Persons of ordinary skill in the art who have the benefit of the description of the invention understand that one may use a variety of circuit arrangements according to the invention. For example, in one embodiment, the power regulator 303 may be included or integrated on the die of PLD 103 (or in a multi-chip module or the like) to eliminate the need for a separate regulator chip. In another embodiment, part of power regulator 303 (such as a control circuit or a switching transistor) may be on PLD 103, and another part of power regulator 303 (such as an inductor or capacitor) may be external to PLD 103, as desired. As another option, power regulator 303 may be entirely external to PLD 103, as desired.
According to the inventive concepts, at least two power supplies are provided to PLD 103. A first power supply, VDDH, or the CRAM power supply, is distributed to parts of CRAM 133 that control pass transistors in the routing fabric of PLD 103. A second power supply, VDDL, or the core power supply, is distributed to other logic in the core of PLD 103 (e.g., logic fabric and routing, possibly including memories and other functional blocks).
The supply voltage for CRAM 133 is no larger than the nominal maximum voltage allowable in the process, VDDNOM, and the core supply voltage is no greater than the supply voltage for CRAM 133. VDDNOM may be the same as VDDH in the event that the CRAM power supply is not increased beyond the nominal supply voltage. In general, VDDH is at least as high as, or possibly higher than, VDDNOM. Because the core power supply (VDDL) feeds both the routing and logic fabric, the particular value of the voltage supplied to it will determine the performance of the logic and routing in PLD 103. The core power supply may be either designed to provide a particular voltage, or it may be configurable, as desired, and as described below in detail.
In one embodiment, the appropriate supply voltages are determined in advance and the power supply is designed or configured externally to PLD 103 to provide those voltages. The voltage specifications for at least one of the supplies is determined by a CAD flow that determines the supply voltage so as to meet the performance specifications of the user's circuit. The voltage specification provided by the CAD flow is used to design a power supply that provides that specific voltage for the particular PLD user's design.
In another embodiment, a configurable power supply is used. A configurable power supply receives signals (e.g., signal(s) 315) from PLD 103 indicating the specific value to be supplied for at least one of the supply voltages. PLD 103 generates voltage control information using any one or more of on-die non-volatile memory, configuration bits, and on-die parametric measurement circuits.
The on-die non-volatile memory 133A-133C may be used to store process-related information that is used to determine the specific voltage. For example, a die with fast transistors may have a code that indicates that a lower voltage may be used to achieve a specific performance level. Alternatively, or in conjunction with this scheme, on-die measurement circuits can sense performance-related parameters and use the parameters to provide voltage control information to regulator 303. For example, measurement of the saturation drain current (Idsat) or the delay of various PLD circuit structures, such as logic or routing components, can be performed and used to adjust supply voltage(s) to meet performance specifications.
CRAM 133 may indicate that some adjustment of the voltage should be performed to meet the user's specific performance specifications. For example, a user circuit that does not need to run at the maximum speed attainable by PLD 103 may have a code that indicates that a lower supply voltage may be used. The values to store in CRAM 133A-133C are determined by a CAD flow that determines the adjustment to the voltage that can be applied to reduce power while meeting the user's circuit performance specifications.
Note that, even without considering process modifications, it may be possible to apply a slightly higher than nominal power supply voltage for the core logic to CRAM 133 because the elements of CRAM 133 do not usually switch during circuit operation. Thus, possible device performance degradation caused by a higher supply voltage may be acceptable, as long as it does not result in device failure.
For example, in a process in which a maximum supply voltage of 1.1 volts is acceptable for switching logic, it may be acceptable to apply 1.25 volts to CRAM 133 without causing failure. Although the performance of the CRAM may degrade somewhat over time, the degradation does not materially affect operation of the circuit because the switching times of CRAM 133 do not affect the operation of the circuit (after configuration is done). Furthermore, one may accommodate such degradation through circuit design techniques, as persons of ordinary skill in the art who have the benefit of the description of the invention understand.
Contemporary PLDs typically use a collection of routing MUXs controlled by CRAM elements to route signals between logic elements or blocks of programmable logic 106. Conventionally, these MUXs are composed of a set of NMOS pass transistors, which consume a lower die area than a complementary metal oxide semiconductor (CMOS) implementation. Further, some PLDs use LUTs to implement the logic blocks (e.g., programmable logic 106), which also includes one or more MUXs. Some of the logic stages of the MUXs are implemented with NMOS pass transistors.
MUX 350 includes transistors 353A-353L, arranged in a configuration, and operate in a manner, that persons of ordinary skill in the art who have the benefit of the description of the invention understand. CRAM cells 133A-133I couple to transistors 353A-353L, respectively. The contents of CRAM cells 133A-133I determine which of transistors 353A-353L conducts and, hence, the routing functionality that MUX 350 realizes. The output of MUX 350 couples to the input of level-restored inverter 356.
As noted, the circuit arrangement includes a fast input coupled to transistor 353. CRAM cell 133J controls the operation of transistor 353. By turning on transistor 353, one may couple the fast input to the input of inverter 356 directly, thus bypassing MUX 350. By bypassing MUX 350, the fast input experiences a shorter delay path and therefore affects the output of the circuit arrangement (i.e., the output of inverter 362) faster.
The output of MUX 350 and the output of transistor 353 couple to the input of inverter 356. Because it receives its input through at least one pass transistor, level-restored inverter 356 uses regenerative feedback to provide a logic low output in response to a nominal logic high input.
Level-restored inverter 356 includes p-channel transistor 359A and n-channel transistor 359B, arranged in as a conventional inverter. In addition, level-restored inverter 356 includes p-channel transistor 359. The gate of transistor 359 couples to the output of inverter 356. The source of transistor 359 couples to VDDL. The drain of transistor 359 drives the input of inverter 356. By coupling from the output of inverter 356 to its input, transistor 359 provides regenerative feedback and thus restores (or pulls down) the output level of inverter 356 when the output level has a nominal logic low value (i.e., it helps pull or lift the input voltage to a logic high value of approximately VDDL). The output of level-restored inverter 356 drives the input of inverter 362. Inverter 362 has a circuit arrangement known to persons of ordinary skill in the art.
Note that the VDDH supply provides supply voltage to CRAM cells 133D-133J. The relatively high voltage level of VDDH allows a higher output voltage of pass transistors 353A-353L and 353. In level-restored inverter 356, transistor 359 may receive power from the VDDL or VDDH supplies, as desired (in the embodiment shown, transistor 359 receives power from VDDL). Transistors 359A-359B in inverter 356 and the transistors in inverter 362 receive their power supply from the VDDL supply. The relatively low level of VDDL reduces or tends to reduce the power dissipation in the circuit.
Generally speaking, one would find operating logic fabric at the VDDL level desirable so as to minimize power. LUT-based logic elements, however, may contain NMOS pass transistors with gates not driven by CRAM 133 but instead by logic signals from the routing fabric. Typically the first one or two stages of the LUT use NMOS pass transistors, whereas the remainder of the LUT uses full CMOS pass gates.
In such a situation, the routing signals will swing up to VDDL if the final stage of routing multiplexers (e.g., the input MUXs of the logic elements) use VDDL as their supply voltage. To ensure that the LUT operates correctly and with reasonable speed, one aspect of the inventive concepts boosts the NMOS gate control signals to the level of the VDDH Supply. One may do so by using level converters that boost or restore the VDDL level to the VDDH level. One may supply the CRAM cells that provide the data inputs to the LUT from either the VDDL or VDDH supply, as desired.
In the circuit arrangement of
Level-restored inverter 356A drives transistors 383A and 383B with complementary signals derived from an input signal applied to the input of level-restored inverter 356A. The cross-coupled transistors 380A and 380B provide a VDDH-referenced output signal to a pair of VDDH-referenced cascaded inverters 362A-362B.
The cross-coupled gates of transistors 380A-380B cause positive feedback that in turn causes the output signal of the level converter to rise to VDDH. Note that, generally, any stages using VDDH should use PMOS pull-up transistors coupled to VDDH, and buffers following that stage should also be powered by VDDH to enable them to fully shut off the PMOS pull-up transistors. Furthermore, any PMOS pass gates in the following stages should have their body coupled to VDDH in order to prevent forward biasing the source junctions. Independent of the foregoing, however, it may be desirable to couple all body terminals of PMOS devices to a single VDDH in order to avoid increasing device area due to N-well spacing.
Cascaded inverters 362A-362B provide the gate signals for NMOS pass transistors 370A-370D. Depending on the gate signal levels, transistors 370A-370D selectively pass signals from CRAM cells 133K-133N, respectively, to a pair of level-restored inverters 356C-356D. The outputs of inverters 356C-356D drive the respective inputs of CMOS transmission gates 373A-373B. The outputs of transmission gates 373A-373B drive inverter 362D (optional), which ultimately drives the output of the circuit.
Another input of the LUT feeds level-restored inverter 356B. The output of inverter 356B, together with inverter 362C, drive the inputs of transmission gates 373A and 373B, respectively.
Note that inverters 356A and 356B are supplied by (referenced to) the VDDL supply, as are inverters 362C and 362D. Inverters 362A-362B are VDDH-referenced because the output of the level converter is also VDDH-referenced. Note that CRAM cells 133K-133N and inverters 356C-356D are supplied from the same supply, i.e., either VDDL or VDDH, as desired. Note further that, if inverters 356C-356D use the VDDH supply, then transmission gates 373A-373B should also use VDDH as their body supply voltage (VBB) in order to prevent the source junctions from becoming forward-biased.
In an alternative embodiment, one may provide buffers to buffer the output signals of CRAM cells 133K-133N. The buffers may help to avoid noise coupling back into the CRAM cells. In such an arrangement, it may be desirable to operate the CRAM cells from VDDH to enable all CRAM cells to share a single supply, thus simplifying the power network. One may also operate the buffers at the outputs of the CRAM cells from the VDDL supply in order to reduce power consumption. The buffers may have the bodies of the PMOS transistors coupled to VDDL (because the insulated gate terminal of the associated transistor is driven to VDDH and the rest of the transistor may be VDDL-referenced). Alternatively, the bodies may be coupled to VDDH in order to avoid the need for extra N-well spacing.
One may make a wide variety of modifications to the circuit arrangement in
Another aspect of the invention relates to using multiple power supplies to reduce power consumption in memory circuitry in PLDs. Typically, memory designs exhibit some sensitivity to the supply voltage level. In other words, a memory may not operate with acceptable margins across a wide range of supply voltages. Consequently, one may supply power to the memory circuits on the PLD at the VDDNOM level. It may be advantageous, however, to operate from other supply voltages (e.g., VDDL) other circuitry on the PLD that interfaces with, or couples to, the memory circuitry. One may use the techniques described above to convert between the supply voltages at the appropriate interface. As a result, one can ensure proper operation of the memory circuitry and also reduce overall power consumption in the PLD.
Routing interface and control logic 403 allows interfacing the memory circuitry to the rest of the PLD. Routing interface and control logic 403, together with level converter 406 and word line driver 409 facilitates addressing a row in memory core 415. Word line driver 409 generates a plurality of word lines 412 that it provides to memory core 415.
That circuit construct, together with routing interface and control logic 403, level converter 406 and sense amplifiers/write drivers 421, allows other PLD circuitry (not shown) to write information to memory core 415 and to retrieve information from memory core 415. Sense amplifiers/write drivers 421 communicate with, and exchange information with, memory core 415 via a plurality of signal lines 418. Note that memory core 415 may constitute a memory block, such as an array of contiguous memory cells, or other suitable memory structure, as desired.
Generally speaking, reducing or minimizing the amount of circuitry in the memory that operates from VDDNOM tends to increase or maximize power savings. In the embodiment shown, memory core 415, word line decoder 409, and sense amplifiers/write drivers 421 operate from VDDNOM.
Routing interface and control logic 403, however, operates from VDDL in order to reduce power consumption. Level converter 406, supplied by VDDNOM, converts the VDDL-referenced signals from routing interface and control logic 403 to VDDNOM-level signals and provides those signals to word line decoder 409. Similarly, level converter 424 converts VDDL-referenced write information from routing interface and control logic 403 to VDDNOM-level write data that it supplies to sense amplifiers/write drivers 421. Note that the outputs of the sense amplifiers (i.e., the read data) may drive routing interface and control logic 403 directly.
In the embodiment shown in
In the circuit arrangement in
Where a clocked memory core 415 is used, one may use word line decoder 409 as a pre-decoder. More specifically, a dynamic circuit that relies on the clocked nature of memory core 415 may be used to perform conversion. In such a circuit, a dynamic logic circuit, such as a domino logic gate known to persons of ordinary skill in the art who have the benefit of the description of the invention, has inputs driven by VDDL logic (e.g., routing interface and control logic 403) and uses clocked word line drivers (level converters 406A-406C) powered by VDDNOM to drive the word lines. Because dynamic logic can operate with inputs that are raised to a voltage reasonably close to the full supply or logic high voltage, the dynamic logic can perform level conversion without any additional transistors.
AND gate 446 essentially performs an address decoding function. As persons of ordinary skill in the art who have the benefit of the description of the invention understand, one may use other circuitry, as desired, depending on factors such as the rest of the circuitry used, the performance and design specification and methodology, etc. AND gate 446 is supplied by VDDL. Note that, rather than two inputs, AND gate 446 may have other numbers of inputs, as desired, depending on factors such as the address decoding scheme used, as persons of ordinary skill in the art who have the benefit of the description of the invention understand.
NMOS transistors 443 and 449 and PMOS transistor 440 couple together to provide a dynamic MOS circuit. A control signal drives the gates of transistors 440 and 449. The output of AND gate 446 (or other appropriate circuit) drives the gate of transistor 443. When the control signal has a logic low state, transistor 440 is ON, transistor 449 is OFF, and the circuit pre-charges.
When the control signal has a logic high state, transistor 449 turns ON. Depending on whether transistor 443 is ON or OFF, the input of inverter 356 is either pulled to ground or is near VDDNOM, the supply voltage to the dynamic circuit. The output of inverter 356, referenced to VDDNOM, reflects the state of its input, i.e., the output of the dynamic circuit.
Because of the dynamic nature of the circuit, the input to the gate of transistor 443 need not swing all the way up to VDDNOM. Given that AND gate 446 is supplied by VDDL, the output of AND gate 446 is referenced to VDDL. The VDDL level at the gate of transistor 443, however, is sufficient to turn it ON (when the inputs to AND gate 446 are both logic high) and allow the dynamic circuit to discharge and pull low the input of inverter 356.
Thus, the circuit arrangement in
As noted above, the circuit arrangement of
More specifically, in
Similar to the signals driving AND gate 446, the signals driving the gates of transistors 443 and 458 are provided from a pre-decode circuit supplied by VDDL. Thus, similar to the circuit in
One may use PLD design software in conjunction with the techniques described here to optimize power consumption and performance in PLDs.
Design-entry module 503 allows the editing of various design description files using graphical or textual descriptions of a circuit or its behavior, such as schematics, hardware description languages (HDL), or waveforms, as desired. The user may generate the design files by using design-entry module 503 or by using a variety of electronic design automation (EDA) or CAD tools (such as industry-standard EDA tools), as desired. The user may enter the design in a graphic format, a waveform-based format, a schematic format, in a text or binary format, or as a combination of those formats, as desired.
Synthesis module 506 accepts the output of design-entry module 503. Based on the user-provided design, synthesis module 506 generates appropriate logic circuitry that realizes the user-provided design. One or more PLDs (not shown explicitly) implement the synthesized overall design or system. Synthesis module 506 may also generate any glue logic that allows integration and proper operation and interfacing of various modules in the user's designs. For example, synthesis module 506 provides appropriate hardware so that an output of one block properly interfaces with an input of another block. Synthesis module 506 may provide appropriate hardware so as to meet the specifications of each of the modules in the overall design or system.
Furthermore, synthesis module 506 may include algorithms and routines for optimizing the synthesized design. Through optimization, synthesis module 506 seeks to more efficiently use the resources of the one or more PLDs that implement the overall design or system. Synthesis module 506 provides its output to place-and-route module 509.
Place-and-route module 509 uses the designer's timing specifications to perform optimal logic mapping and placement. The logic mapping and placement determine the use of routing resources within the PLD(s). In other words, by use of particular programmable interconnects with the PLD(s) for certain parts of the design, place-and-route module 509 helps optimize the performance of the overall design or system. By proper use of PLD routing resources, place-and-route module 509 helps to meet the critical timing paths of the overall design or system. Place-and-route module 509 optimizes the critical timing paths to help provide timing closure faster in a manner known to persons of ordinary skill in the art with the benefit of the description of the invention. As a result, the overall design or system can achieve faster performance (i.e., operate at a higher clock rate or have higher throughput). Place-and-route module 509 may use information about critical paths within the design or system to adjust power consumption of parts or all of the design or system, as desired.
Verification module 512 performs simulation and verification of the design. The simulation and verification seek in part to verify that the design complies with the user's prescribed specifications. The simulation and verification also aim at detecting and correcting any design problems before prototyping the design. Thus, verification module 512 helps the user to reduce the overall cost and time-to-market of the overall design or system.
Verification module 512 may support and perform a variety of verification and simulation options, as desired. The options may include functional verification, test-bench generation, static timing analysis, timing simulation, hardware/software simulation, in-system verification, board-level timing analysis, signal integrity analysis and electro-magnetic compatibility (EMC), formal netlist verification, and power-consumption estimation, as desired. Note that one may perform other or additional verification techniques as desired and as persons of ordinary skill in the art who have the benefit of the description of the invention understand. Verification of the design may also be performed at other phases in the flow, as appropriate, and as desired.
The following description provides details of several CAD methods for PLDs that use multiple supply voltages. The CAD flows or methods determine the optimal voltage to minimize power, while meeting the user's speed specifications. The optimal voltage value of VDDL is the lowest value that provides for correct operation of the circuit according to the user's speed/timing specifications.
Note that, as one of their constituent parts, the CAD flows use timing analysis of the user's design that the user wishes to implement using a PLD. One aspect of the invention provides several methods for the timing analysis.
Generally speaking, timing models trade off accuracy for compute-resources (e.g., time, processing power and resources, memory, computational complexity, etc.). In order to optimize the value of VDDL, the timing models should ensure that the circuit will operate at the chosen value of VDDL. A timing model of sufficient accuracy to ensure performance at some specific value of VDDL may be considered as a final timing model. A final timing model is typically made as accurate as possible, given that any inaccuracies are compensated for by providing margin in the timing of the design. Note that a final timing model may include more than one delay value for each type of resource (such as a minimum as well as a maximum delay, or the delay at various process, voltage, or temperature corners).
In order to use a specific value of VDDL, the final timing model should have some dependence on the value of VDDL. One goal of the timing analysis is that the delays of the actual circuit implemented in the PLD not exceed the bound on delay predicted by the final timing model. Because the absolute performance of the device is limited by the final timing model at the highest value of VDDL (VDDL=VDDNOM), the final timing model should be as accurate as possible at this voltage value.
Reduced accuracy may be acceptable at lower voltages, as long as the timing model is conservative (i.e., circuit delay is guaranteed to be smaller than the delay predicted by the model at any voltage). This reduced accuracy can be tolerated because the ultimate effect will to be to over-predict the value of VDDL selected for operation, which may cause some excess power dissipation compared to a more accurate model, but yet not cause a functional failure or malfunction. As persons of ordinary skill in the art who have the benefit of the description of the invention understand, the more accurate the final timing model is across the range of supply voltage values, the closer the CAD system will be able to predict the lowest value of VDDL that provides circuit functionality (e.g., meeting the user's timing specifications).
In one embodiment for timing analysis, the timing properties of each type of resource (e.g., programmable logic circuit, programmable routing, etc.) are modeled as a function of VDDL. As the value of VDDL is varied, the model allows performing timing analysis of the various resources.
In another embodiment, the timing of each type of resource is modeled at VDDL=VDDNOM, and one or more scaling factors are applied to various classes of resource types as a function of voltage. For example, resources might be classified as logic or routing resources, and a delay scaling function for each class may be provided as a function of supply voltage. In one exemplary embodiment, one may apply a single scaling function to all resource types. Each scaling function provides an appropriate worst case bound for the resources in that class (i.e., minimum of all for a minimum timing model, maximum of all for a maximum timing model).
One may use a variety of algorithms that use the timing analysis described above to select the supply voltage(s) of the PLD. In one embodiment the CAD flow operates by assuming that the maximum nominal supply voltage is supplied as the VDDL supply. The CAD flow performs clustering, placement, and routing of the user's design in the programmable logic and routing fabric, while attempting to meet the user's timing specifications with as much margin as possible. This margin will allow the value of VDDL to be reduced and still meet the user's timing specifications. After performing clustering, placement, and routing, a first timing analysis is performed to determine the actual amount of timing margin available to the circuit.
One may use the final timing model to determine the lowest value of VDDL at which the circuit can operate. This method uses one or more timing analyses using the final timing model to determine the performance of the circuit at various voltage values. Based on the timing properties of a particular circuit, and using the representative delays for an initial estimate of voltage, a more accurate estimate of the lowest voltage can be found.
For example, suppose that initially a user circuit with 10 ns timing specification is used, assuming a 1.2 V VDDL value. Suppose that using the final timing model, it is determined that the circuit can operate at 8 ns using the 1.2 V VDDL value. The method then selects another voltage, such as 1.1 V, and uses the final timing model to determine that the circuit can operate with a 9 ns delay. Combining these two determinations and performing a linear extrapolation, one may estimate that 1.0 V is the minimum VDDL voltage for operation. The analysis is then repeated at this voltage iteratively until the minimum voltage is determined to some precision.
The variation described above uses the secant method to determine the minimum value of VDDL. One may use other methods to solve for the minimum value of VDDL with sufficient accuracy, as persons of ordinary skill in the art who have the benefit of the description of the invention understand. As an example, one may use binary search. Note that these methods use the final timing model, and at each iteration a new estimate is determined using the predicted performance at some set of VDDL values that have been used in the final timing model.
More specifically, at 603, the method sets VDDL VDDNOM (i.e., assigns VDDNOM to VDDL). At 606, place and route of the design is performed. At 609, timing analysis of the design using the current value of VDDL is performed. The timing analysis uses a timing model that includes some dependence of the timing as a function of VDDL, as noted above.
At 609, a minimum value of VDDL is determined that meets the user's timing specifications using timing calculations at one or more previous VDDL values. At 612, one determines the minimum value of VDDL that meets the user's timing specifications, using timing at one or more VDDL values used in previous iterations. At 615, a test is made to determine whether the level or accuracy of the estimated VDDL is sufficient to provide performance and the desired level of optimality of power reduction. If the accuracy of the estimated VDDL is insufficient, the method goes back to 609 to select another VDDL value.
Note that, given some known timing of the circuit using the final timing model, it is may be advantageous to estimate a value of VDDL that allows operation so as to meet some specified timing without performing another timing analysis. To do so, it may be desirable to use a separate timing model, the delay sensitivity timing model. The delay sensitivity timing model provides an estimate of the timing of a complete circuit as a function of voltage. The estimate may not be exact, but is used to make estimates of VDDL that can be used properly.
The delay sensitivity model may therefore be less accurate than the final timing model, although it is also possible that the delay sensitivity model be as accurate, or possibly identical to the final timing model. Each such estimate using a less accurate delay sensitivity model should be verified using a final timing model if the delay sensitivity model is not guaranteed to be pessimistic compared to the final timing model. The use of a delay sensitivity model, however, may allow the CAD flow to make a more accurate estimate of a VDDL at each iteration.
As a variation of the method shown in
In another variation, the timing analysis can determine the timing of the circuit as a function of voltage in a single analysis, using the final timing model. In this case the delay sensitivity model may be as detailed, and identical to the final timing model. In other words, instead of using a delay value that reflects a single delay value at each point of interest in the circuit, the timing is computed at each step in the timing analysis using an explicit model of delay as a function of voltage.
In the most detailed version, this model will be an accurate model of timing as a function of voltage at each timing point in the circuit. The model may be, for example, a piecewise polynomial such as a piecewise linear delay model. At the end of the timing analysis, the timing of the entire circuit is known as a function of voltage, and may then find the minimum supply voltage that meets the required delay value by solving the resulting delay versus voltage function for the specified delay. In this case, the delay sensitivity timing model and the final timing model are the same, as the timing analysis performs the delay sensitivity analysis as part of the timing analysis. Other variations of delay sensitivity models lie between the extremes of a single characteristic table and the use of the final timing model, as desired.
In one version the timing analyzer can include an approximate representation of the sensitivities of multiple circuit paths with respect to voltage. For example, in an architecture where routing delays and logic delays are scaled differently with voltage, the timing analyzer might track the total amount of delay attributable one or more of the different resource types. In general, the timing analyzer can construct a model of delay versus voltage of arbitrary complexity, as desired, and as persons of ordinary skill in the art who have the benefit of the description of the invention understand.
The more detailed approaches above in effect are determining a piecewise linear delay versus voltage curve that contains at most a single breakpoint between two linear sections. An approach that models the delay as being dependent on multiple different resource types with known sensitivities to voltage is equivalent to a piecewise linear approach with a fixed number of breakpoints corresponding to the number of independent sensitivities.
A less detailed approach would consider the maximum delay and the maximum sensitivity at each node, thus reducing the amount of data required. In each approach where the timing analyzer uses a delay sensitivity timing model that is less precise than the final timing model, one may perform iterations using the final timing model to provide an accurate answer. If the delay sensitivity model can be guaranteed to be pessimistic compared to the final timing model, one may not have to perform additional iterations, although doing so would improve the accuracy of the estimated minimum value of VDDL. Note that both more and less detailed and time consuming approaches are also possible, but any approach that models delay dependence with respect to voltage, of individual paths or elements, or aggregates of paths or elements, either within the specific user design, or a representation of some collection of designs, is within the scope of the invention.
As a variation of the method in
If timing is computed at each node explicitly as a function of voltage, at the end of the analysis the overall timing of the circuit has been determined across the entire voltage range. The CAD flow can then either select one of the discrete sets of voltages, or perform an interpolation across the finite set of data to determine the minimum supply voltage at which the circuit can operate. Because the functional relationship between delay and voltage may be an approximation in order to make the computation relatively fast and efficient, it may also be desirable to perform the timing analysis again using a more precise timing characteristics at that particular voltage to confirm that the user's timing specifications are met, and possibly to adjust the voltage iteratively in the event that they are not.
Note that the above examples provide mere examples of approaches that compute the delay properties of a circuit that has a voltage dependence. As persons of ordinary skill in the art who have the benefit of the description of the invention understand, one may use other approaches that include this dependence in methods of determining minimum levels of VDDL.
To avoid the complexity of the delay analysis of a particular circuit as a function of voltage, the CAD flow may use a simpler representation of the overall behavior of typical circuits, as desired. In another illustrative embodiment, the CAD flow performs a clustering, placement, and routing followed by a single timing analysis using the timing characteristics for the core voltage at the nominal value.
If sufficient margin exists, the CAD flow estimates the minimum voltage allowable by using a tradeoff of timing compared to voltage that has a representation of the delay versus voltage for typical circuits in the PLD. The CAD flow then repeats the timing analysis using timing characteristics determined at this particular core voltage to determine if the user's timing specifications are still met, or whether excess margin exists.
The result of this timing analysis provides a second voltage-timing point for the CAD flow, and can be used to more precisely estimate the core voltage, for example by using a linear interpolation or extrapolation. This process can repeat iteratively, as desired, using progressively more detailed models of the overall circuit voltage-timing tradeoff until the desired tolerance is obtained. The determined core voltage is then output from the CAD flow, either as data to the user, or to be embedded in the programming stream of the PLD, such that it can configure the power supply to deliver that voltage level.
It should be noted that the representation of how delay changes as a function of voltage may be either an average of the behavior of a number of discrete circuits, or may be intentionally designed to be pessimistic to reduce the likelihood that a given particular circuit might have worse delay/voltage properties than the representation, thus causing multiple timing iterations. For example, typical circuits might exhibit 1.5% delay for 1% VDDL variation, but the computation might use a more pessimistic 2% delay for 1% VDDL variation to reduce the probability that any given circuit has higher sensitivity than estimated.
Note that the CAD flows described above perform circuit implementation and optimization (placement and routing) at a fixed VDDL value, and then determine the minimum value of VDDL that meets the circuit timing requirements as a post-processing step. Improved circuit optimization may be achieved by instead considering the most likely VDDL value to be used during circuit optimization algorithms (such as placement and routing), as desired. The following description provides some examples.
At 712, the design is analyzed to determine the minimum VDDL that allows timing to be met. The timing analysis may be performed using the method shown in
At 715, if the VDDL value is found, the method continues to 718; otherwise, at 716, VDDL is set to the maximum value of VDDL, and the method continues to 724. A test is made at 718 to determine whether the VDDL value is the minimum VDDL value and whether routability goals are met. If so, the method continues to 724. Otherwise, at 721, a test is made to determine whether an iteration count (for finding VDDL) has reached and no reduction in VDDL or improvement in timing or routability goals achieved. If so, the method continues at 724. Otherwise, the method goes back to 709.
As another example,
At 803, a legal routing (a routing that conforms to constraints/specifications pertaining to routing resources) is created, and timing is optimized. The timing analysis and optimization may be performed using the method shown in
At 809, if the VDDL value is found, the method continues to 815; otherwise, at 812, VDDL is set to the maximum value of VDDL, and the method continues to 821. A test is made at 815 to determine whether the VDDL value is the minimum VDDL value and whether timing goals are met. If so, the method continues to 821. Otherwise, at 818, a test is made to determine whether a reduction in VDDL is obtained. If not, the method continues to 821. Otherwise, the method goes back to 806.
Note that the level of VDDH is set separately from the processes described, or as part of the CAD flow that includes the above processes, as desired. As another alternative, the user may provide the level of the VDDH supply, as desired. The user may do so based on his/her preferences or based on data provided by the CAD flow, as desired.
Note that one may apply the inventive concepts effectively to various programmable ICs that include programmable or configurable logic circuitry, known by other names in the art, as desired, and as persons skilled in the art with the benefit of the description of the invention understand. Such circuitry include, for example, devices known as complex programmable logic device (CPLD), programmable gate array (PGA), and field programmable gate array (FPGA).
Referring to the figures, persons of ordinary skill in the art will note that the various blocks shown may depict mainly the conceptual functions and signal flow. The actual circuit implementation may or may not contain separately identifiable hardware for the various functional blocks and may or may not use the particular circuitry shown. For example, one may combine the functionality of various blocks into one circuit block, as desired. Furthermore, one may realize the functionality of a single block in several circuit blocks, as desired. The choice of circuit implementation depends on various factors, such as particular design and performance specifications for a given implementation, as persons of ordinary skill in the art who have the benefit of the description of the invention understand. Other modifications and alternative embodiments of the invention in addition to those described here will be apparent to persons of ordinary skill in the art who have the benefit of the description of the invention. Accordingly, this description teaches those skilled in the art the manner of carrying out the invention and are to be construed as illustrative only.
The forms of the invention shown and described should be taken as the presently preferred or illustrative embodiments. Persons skilled in the art may make various changes in the shape, size and arrangement of parts without departing from the scope of the invention described in this document. For example, persons skilled in the art may substitute equivalent elements for the elements illustrated and described here. Moreover, persons skilled in the art who have the benefit of this description of the invention may use certain features of the invention independently of the use of other features, without departing from the scope of the invention.
|Cited Patent
|Filing date
|Publication date
|Jul 24, 1995
|Jun 30, 1998
|Motorola, Inc.
|Method of selecting device threshold voltages for high speed and low power
|Sep 26, 1997
|Aug 17, 1999
|Advanced Micro Devices, Inc.
|Memory interface circuit including bypass data forwarding with essentially no delay
|Sep 11, 1997
|Aug 22, 2000
|Micron Technology, Inc.
|Method and apparatus for testing adjustment of a circuit parameter
|Aug 7, 1996
|Nov 14, 2000
|Intel Corporation
|Method and structure for improving power consumption on a component while maintaining high operating frequency
|May 27, 1997
|Jan 16, 2001
|Altera Corporation
|Technique of fabricating integrated circuits having interfaces compatible with different operating voltage conditions
|Oct 31, 2000
|Nov 27, 2001
|Medtronic, Inc.
|Power consumption reduction in medical devices employing multiple supply voltages and clock frequency control
|Sep 28, 2000
|Jan 1, 2002
|International Business Machines Corporation
|Method and apparatus for adjusting time delays in circuits with multiple operating supply voltages
|Mar 31, 2000
|May 7, 2002
|Cypress Semiconductor Corp.
|Multiple voltage supply programmable logic device
|Jul 15, 1999
|May 7, 2002
|Mitsubishi Denki Kabushiki Kaisha
|Semiconductor device having hierarchical power supply line structure improved in operating speed
|Mar 27, 2001
|Aug 6, 2002
|Intel Corporation
|Robust forward body bias generation circuit with digital trimming for DC power supply variation
|Sep 18, 2001
|Sep 16, 2003
|Xilinx, Inc.
|Structures and methods for selectively applying a well bias to portions of a programmable device
|Feb 13, 2002
|Mar 23, 2004
|Nallatech, Ltd.
|Programmable power supply for field programmable gate array modules
|Jan 30, 2003
|Jul 27, 2004
|Xilinx, Inc.
|Integrated circuit multiplexer including transistors of more than one oxide thickness
|Jan 30, 2003
|Jul 27, 2004
|Xilinx, Inc.
|PLD lookup table including transistors of more than one oxide thickness
|Nov 15, 2000
|Sep 14, 2004
|International Business Machines Corporation
|Concurrent logical and physical construction of voltage islands for mixed supply voltage designs
|Sep 9, 2004
|Jul 18, 2006
|Robert Eisenstadt
|Apparatus and method for integrated circuit power management
|Nov 24, 2003
|Aug 8, 2006
|International Business Machines Corp.
|Method and program product of level converter optimization
|Sep 19, 2003
|Aug 29, 2006
|Xilinx, Inc.
|Disabling unused/inactive resources in programmable logic devices for static power reduction
|Nov 24, 2003
|Sep 19, 2006
|International Business Machines Corp.
|Multiple voltage integrated circuit and design method therefor
|May 19, 2004
|Sep 26, 2006
|Altera Corporation
|Apparatus and methods for multi-gate silicon-on-insulator transistors
|Jun 10, 2004
|Oct 31, 2006
|Altera Corporation
|Apparatus and methods for adjusting performance of integrated circuits
|Sep 15, 2004
|Nov 28, 2006
|Altera Corporation
|Adaptive power supply voltage regulation for programmable logic
|Jul 2, 2004
|Apr 24, 2007
|Altera Corporation
|Methods for optimizing programmable logic device performance by reducing congestion
|May 19, 2004
|Mar 25, 2008
|Altera Corporation
|Apparatus and methods for adjusting performance of programmable logic devices
|Jan 4, 2006
|Mar 3, 2009
|Xilinx, Inc.
|Programmable low power modes for embedded memory blocks
|Dec 4, 2006
|May 11, 2010
|The Regents Of The University Of California
|Low-power FPGA circuits and methods
|Jul 3, 2001
|Nov 1, 2001
|Mcclintock Cameron
|I/O cell configuration for multiple I/O standards
|Mar 20, 2001
|Dec 6, 2001
|Masayuki Miyazaki
|Semiconductor integrated circuit device
|Mar 28, 2002
|Jul 25, 2002
|Hiroki Fujisawa
|Semiconductor integrated circuit device
|Feb 20, 2003
|Oct 30, 2003
|Seiji Narui
|Boosted potential generation circuit and control method
|Sep 25, 2002
|Mar 25, 2004
|International Business Machines Corporation
|Voltage island design planning
|Sep 9, 2004
|Apr 28, 2005
|Robert Eisenstadt
|Apparatus and method for integrated circuit power management
|May 19, 2004
|Nov 24, 2005
|Irfan Rahim
|Apparatus and methods for adjusting performance of programmable logic devices
|Jun 10, 2004
|Dec 22, 2005
|David Lewis
|Apparatus and methods for adjusting performance of integrated circuits
|Dec 7, 2004
|Jun 8, 2006
|Shumarayev Sergey Y
|Apparatus and methods for adjusting performance characteristics of programmable logic devices
|May 27, 2006
|Sep 14, 2006
|Hoang Tim T
|Apparatus and methods for adjusting performance characteristics and power consumption of programmable logic devices
|Dec 4, 2006
|Jul 19, 2007
|The Regents Of The University Of California
|Low-power fpga circuits and methods
|Jul 26, 2007
|Jan 29, 2009
|Qualcomm Incorporated
|Method and Apparatus for Adaptive Voltage Scaling Based on Instruction Usage
|Feb 15, 2002
|Aug 21, 2002
|Nallatech, Ltd.
|Programmable power supply for field programmable gate array modules
|Sep 18, 1996
|Apr 3, 1997
|Xilinx, Inc.
|Programmable logic device with configurable power supply
|Ernst et al., "Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation," 36th Annual International Symposium on Microarchitecture (MICRO-36), Dec. 2003, 12 pp.
|Ingrid Kohl, "TLC770X Series of BiCMOS Supply Voltage Supervisors," Texas Instruments publication, Apr. 1995, 27 pp.
|Kouroussis et al., "Voltage-Aware Timing Analysis," IEEE Transactions on Comoputer-Aided Design of Integrated Circuits and Systems, vol. 25, No. 10, Oct. 2006, pp. 2156-2169.
|Lasbouygues et al., Temperature and Voltage Aware Timing Analysis: Application to Voltage Drops, 2007 EDAA, 6 pp.
|Lin et al., "Optimal Voltage Assignment Approach for Low Power Using ILP," WSEAS Transactions on Circuits and Systems, Jul. 2008, pp. 728-737.
|Search report for application 06016941.4-1233/1755223, foreign counterpart of parent application, Jan. 14, 2010, 16 pp.
|Search report for application 06016941.4-1233/1755223, foreign counterpart of parent application, Sep. 4, 2009, 5 pp.
|Citing Patent
|Filing date
|Publication date
|Jun 29, 2012
|Jan 7, 2014
|Freescale Semiconductor, Inc.
|Method and device for low power control
|May 9, 2012
|Jul 15, 2014
|Semiconductor Energy Laboratory Co., Ltd.
|Logic circuit
|May 3, 2012
|May 17, 2016
|Semiconductor Energy Laboratory Co., Ltd.
|Programmable logic device
|May 20, 2014
|Jul 19, 2016
|Semiconductor Energy Laboratory Co., Ltd.
|Programmable logic circuit
|Apr 27, 2015
|Aug 16, 2016
|Intel Corporation
|Mechanism to provide workload and configuration-aware deterministic performance for microprocessors
|Apr 27, 2015
|Aug 27, 2015
|Ankush Varma
|Mechanism to provide workload and configuration-aware deterministic performance for microprocessors
|U.S. Classification
|326/38, 326/39
|International Classification
|Cooperative Classification
|European Classification


text:
The Provocative People of Proverbs - https://t.co/sq57Ds32GO
- Sunday Oct 16 - 12:13pm
Your job as a parent is to give your children awe! "Getting to the Heart of #Parenting" @PaulTripp
- Sunday Jul 10 - 11:11pm
RT @ERLC: Should we pray for ISIS to be defeated or converted? By @drmoore: https://t.co/sSV1RAfPX8
- Wednesday Nov 18 - 8:29pm
RT @ToEveryTribe: "Proclamation of the gospel will always necessitate confidence in God's sovereignty." @plattdavid #gospelboldness
- Friday Nov 6 - 8:13pm

subset: commoncrawl


text:
Make a wish. Was it 20% off everything? Hope so. Use HAPPY20
white black woman style glamour beth
Thank you :)))) so sweet of you :)
Tora…wow this is fantastic. I didn't know you were on here. I will buy something. Kisses.
oh im quiet Ckay :)) thanks xx
10% off
for joining the Redbubble mailing list
Receive exclusive deals and awesome artist news and content right to your inbox.
Free for your convenience.


text:
'Fira' Pump
Product not available
HideDetails & Care
A lovely almond-toe pump is cast in genuine snakeskin with an alluring topline cut.
- 3 1/2" heel height (size 8 1/2).
- Genuine snakeskin upper/leather lining and sole.
- By Aerin; imported.
- Salon Shoes.
'Fira' Pump
Write a Review0 Reviews


text: With a stay at Mother Lode Lodge, you'll be centrally located in Mariposa, walking distance from Mariposa County's Old Stone Jail and close to Mariposa Museum and History Center. This motel is within close proximity of Mariposa County Visitor Center and California State Mining and Mineral Museum. Make yourself at home in one of the 14 air-conditioned rooms featuring refrigerators and microwaves. Complimentary wireless Internet access keeps you connected, and cable programming is available for your entertainment. Private bathrooms with showers feature complimentary toiletries and hair dryers. Conveniences include desks and complimentary weekday newspapers, and housekeeping is provided daily. Enjoy recreation amenities such as an outdoor pool or take in the view from a garden. Additional features include complimentary wireless Internet access, tour/ticket assistance, and barbecue grills. Featured amenities include a business center, complimentary newspapers in the lobby, and a safe deposit box at the front desk.


text:
"Educating people in learning about climate change and the environment with free ambient music"
Top site lists are a simple, but powerful system for exposing your site to millions. If accepted into our exclusive network this is a great opportunity to grow your site.
Pick a unique URL: top-site-list.com/your-name. Add a custom logo and background. Your choice of over 275 styles for your toplist, or provide your own custom HTML layout.
3,881 Top Site Lists
243,033 Members
1,010,601 Listed Websites
310,927,419 Total Votes
547,381,026 Total Hits


text:
Eat One Cup of Mushrooms to Eliminate Vitamin D Deficiencies, Cancer, and Thyroid disorder (Blogs.naturalnews.com)
50 Alkaline Foods to Balance Your Body Naturally to Fight Cancer, Heart Disease and More (Blogs.naturalnews.com)
7 Healthy Reasons to Eat Black Sesame Seeds (Blogs.naturalnews.com)
Why your survival medicine kit is not complete without Aloe Vera (Newstarget.com)
Cannabis oil helps autistic boy finally speak after only 2 days of use (Newstarget.com)
There is a link between saturated fat and aggressive prostate cancer (Newstarget.com)
Bug Wars! Superbugs creating health and environment devastation across America (Naturalnews.com)
World's central banks preparing for disaster as the debt bubble implosion nears (Newstarget.com)
Total lack of personal preparedness leaves thousands in GRIDLOCK as Hurricane Matthew skim coastline (Naturalnews.com)
Upcoming Collapse: Our Entire World is Going To Change (Video) (Talknetwork.com)
From race wars to economic chaos, a collapse is on the horizon (Newstarget.com)
If It's Survival Liberals Are Interested In, Then They'd Better Pray For A Clinton Loss (Bugout.news)
Science was wrong: 10 times more galaxies found in our universe (Newstarget.com)
Turkey attempts to control email leaks by blocking Google Drive, Dropbox, OneDrive and GitHub (Newstarget.com)
Health Ranger to unveil revolutionary scientific synthesis of atomic physics and musical harmonics (Naturalnews.com)
Mystery of the "alien megastructure star" deepens (Newstarget.com)
Leonardo DiCaprio: People who believe in the laws of physics should not be allowed to hold public office (Newstarget.com)
Memory hacker reveals how easy it is to implant false memories into anyone's mind (Naturalnews.com)
Global debt hits record $152 trillion dollars - crisis imminent (Newstarget.com)
NYC pharmacy charging men higher prices as a 'gender inequality tax' (Naturalnews.com)
Global elite scheming to avoid mass bank withdrawals by banning cash (Newstarget.com)
Coca-Cola and Pepsi caught financing 96 national health groups... financial influence rampant (Naturalnews.com)
Broke governments now want to tax streaming services - how come they never cut back on spending? (Biggovernment.news)
Suspicious deaths continue: 50 bankers, doctors and scientists have died 'mysteriously' (Newstarget.com)
FDA clears dangerous blood thinner drug despite faulty clinical trials (Naturalnews.com)
Obama admin may have skirted taxpayer privacy laws to attack political opponents (Newstarget.com)
Turkey blocks major filesharing websites in attempt to control email leaks (Newstarget.com)
Big Pharma's patents expose real reason why corrupt DEA wanted to ban Kratom (Naturalnews.com)
The FBI can't stop terror attacks because it spends too much time PLOTTING them in America (Newstarget.com)
American healthcare the most expensive on earth, yet failing at an unprecedented pace (Naturalnews.com)
Taco Bell aiming to look like 'healthiest fast food chain,' while their meat contains antibiotics and GMO fillers (Naturalnews.com)
Many soft drinks found to be contaminated with lead and cadmium (Naturalnews.com)
Big Pharma's pharmaceutical waste and pollution destroying the environment (Naturalnews.com)
CO2 levels on earth just crossed a dangerous threshold for the first time in 4 million years (Newstarget.com)
Hillary's ties to Monsanto mean more GMOs, less transparency in labeling (Naturalnews.com)
5 reasons you should support the Monsanto Tribunal (Naturalnews.com)
Scared stupid: 24/7 counseling available to university students 'offended' by Halloween costumes (Newstarget.com)
Portland judge calls to have all guns banned - including police (Newstarget.com)
70 call center workers arrested in India over scamming and threatening Americans (Newstarget.com)
Washington proposes gun confiscation for crimes that haven't happened - but 'could happen?' (Newstarget.com)
The U.S. is staging terror videos, are the ISIS beheading videos among the 'faked'? (Newstarget.com)
The 'politically correct' war on holidays: first Christmas - now Halloween (Newstarget.com)
Rebel with a cause: Why it's right to speak up when the crowd is wrong (Naturalnews.com)
Population control? Half a million elderly people go missing in China every year (Newstarget.com)
Instead of the family-oriented animation-and-movie company with fun-filled theme parks and Mickey Mouse, the company's "visionary," Walt Disney, "is now better known for being a racist, a misogynist, and a Jew-hater." (Newstarget.com)
Author Describes Fascist Facebook Cult of Personality (Newstarget.com)
Chicagoland: Baby girl delivered after mother dies from gunshot wound (Newstarget.com)
Devil child sets special needs boy on fire (Newstarget.com)
Report: As Satanism Grows, Italy Experiencing a 'Boom' in Exorcisms (Newstarget.com)
70% of European Jews not attending synagogue during holidays due to targeted terror (Newstarget.com)
The Depths of Ideolgical Subversion: Communism and Islam (Newstarget.com)
The Depths of Ideolgical Subversion: Communism and Islam (Newstarget.com)
NLP Tips for Success: How to Get Yourself to Focus (Blogs.naturalnews.com)
Satanist Leads Invocation at Alaska Assembly Meeting (Newstarget.com)
Organ donor wakes up during harvesting of her body parts after doctors jumped to conclusions (Newstarget.com)
Miracle: 101-year-old woman with dementia remains talented pianist, playing 400 songs by ear (Naturalnews.com)
'Kush' outbreak causes devastation in Houston park (Twisted.news)
50 holistic doctors have mysteriously died in the last year, but what's being done about it? (Newstarget.com)
New JC Penney advertisement shamefully promotes obesity (Stupid.news)
Big Pharma hit job? Hedge funder 'commits suicide' by slashing his own throat after implicating the FDA (Evil.news)
Hillary Clinton ignoring husband's possible black lovechild, CNN ordered to blackout story (Newstarget.com)
Wikileaks reveals how the Clinton campaign bullies and manipulates the media (Newstarget.com)
Hypocrisy: Obama admin lashes out at Trump, yet invites rappers with derogatory lyrics to White House (Newstarget.com)
GOP sabotaging Trumps get out the vote campaign on purpose (Newstarget.com)
Clinton takes all: pocketing over $330K in Pharma donations (Newstarget.com)
Billboards against communism appear in New York Times Square (Newstarget.com)
Upcoming false flag: Why is the U.S. Air Force repainting their jets to look Russian? (Newstarget.com)
The U.S. doesn't know who fired missiles at ship, bombed Yemen anyway (Newstarget.com)
Obama admin kills 150 in drone strikes on a nation we aren't at war with. (Newstarget.com)
Nuclear war preparation? Russian government officials calling for citizens to return to Russia (Newstarget.com)
ISIS calls for 'random' attacks in America's 'quiet neighborhoods' (Newstarget.com)
The U.S. has created a 'monster' it can't control by arming Syrian jihadists (Newstarget.com)


text:
- All Categories
- buy and sell
- sporting goods, exercise
- X golf (22)
- Nova Scotia
- X New Glasgow (22)
Distance [?] Use Distance Search to find Ads based on where you are and how far you want to travel.
New Glasgow[Change]
Drag Me
Offer Type:
Featured Ads:
- All Featured Ads
Additional Info:
- All Ads


text:
Browse Topics
Get Started
Sign in, create a new account, learn how to reset your password, or update your account info.
Check your refund status
Find out where your state or federal refund is, and when to expect it.
Access your CD/Download
Sign in to your TurboTax CD/Download or Advantage account, or find prior-year products
Get your taxes done
Browse frequently asked questions on tax topics, like filing status, deductions, AGI, and more.
After you file
Learn how to access prior-year returns, amend a return you already filed, or check e-file status.
Self-Employed Center
Browse resources and frequently asked questions for self-employed people.
Top FAQs
Trending Questions
How much can I contribute to my HSA if my medical coverage changes from family to individual mid year?
I had family coverage from Jan - Sept. I had single coverage from Oct - Dec.
Is it possible that TurboTax did not calculate my 2016 estimated taxes properly?
For an obscure reason I had to consult with a CPA last week. I brought my TurboTax-prepared 2015 federal...
how do I input a stock donation in to ItsDeductible?
I've done it in previous years, but I no longer see any indication or link to enter stock donations....
I started 2015 return in turbo tax online before shut down like a month ago can i still use turbo tax online to finish my 2015 return and paper file it by Nov. 15
i'm still working on my 2015 taxes using turbo tax online. I was reading that i still have till Nov. 15 to...
Does TurboTax compute the adjusted deductible mortgage interest amount for loans over $1,000,000 or do I have to perform the computation myself and enter it manually?


text:
All hotels in New York, New York, United States of America
1 room, 2 adults
242 W 76th St, New York, NY, 10023, United States of America, 1-877-214-4288
The Milburn Hotel - New York
Lowest price
available on 10/30/16
Situated in Upper West Side, steps from Beacon Theater and within a short walk of Lincoln Center, The Milburn Hotel offers 3-star New York hotel accommodations. You'll also be within a 30-minute walk of Central Park and Carnegie Hall.
This hotel offers an elevator (lift) and concierge services. Whether you are visiting New York for business or on holiday, make sure you take time out to relax as you will find a 24-hour fitness center on offer.
This hotel offers an elevator (lift) and concierge services. Whether you are visiting New York for business or on holiday, make sure you take time out to relax as you will find a 24-hour fitness center on offer.
Multilingual staff at the 24-hour front desk can provide tour/ticket assistance. Free WiFi is provided.
See all 877 Venere.com reviews
Great location
Value for money
Best value for money
Fantastic service
Tasty breakfast
TripAdvisor Traveller Rating: 4
From 1,066 reviews
The Milburn Hotel - New York
Hotel Info: 1-877-214-4288from $142
- Superior King
- Deluxe King Suite
- Superior Queen
- Superior Double
Also popular with travelers from the USA
At a glance
Key facts
Hotel size
- This hotel has 124 rooms
- This hotel is arranged over 15 floors
- Check-in time 4 PM-5 AM
- Check-out time is noon
Required at check in
- Credit card or cash deposit required
- Government-issued photo ID required
- Minimum check-in age is 18
Travelling with others
- Children (13 years old and younger) stay free when occupying the parent or guardian's room, using existing bedding
- Pets not allowed (service animals welcome)
- Free WiFi in public areas
- Free WiFi in rooms
- No parking
Other information
- Smoke-free property
In the hotel
Things to do
- 24-hour fitness facilities
- Bicycle rentals nearby
- Hiking/biking trails nearby
Working away
- 24-hour business center
- 24-hour front desk
- Concierge services
- Tours/ticket assistance
- Limo or Town Car service available
- Luggage storage
- Multilingual staff
- Porter/bellhop
- Number of buildings/towers - 1
- Elevator/lift
- Library
- Fireplace in lobby
- Accessible bathroom
- In-room accessibility
- Roll-in shower
In the room
Home comforts
- In-room climate control (air conditioning)
- Air conditioning
- Coffee/tea maker
- Iron/ironing board
Sleep well
- Blackout drapes/curtains
Things to enjoy
- Individually furnished
Freshen up
- Private bathroom
- Shower/tub combination
- Free toiletries
- Hair dryer
Be entertained
- Premium TV channels
- IPod docking station
- DVD player
Stay connected
- Free WiFi
- Phone
Food and drink
- Refrigerator
- Microwave
- Kitchenette
- Cookware, dishware, and utensils
- Daily housekeeping
- In-room safe
The Milburn Hotel - New York's small print
Also known as
- Hotel Milburn
- Milburn
- Milburn Hotel
- Milburn Hotel New York
- Milburn New York
- Milburn Hotel New York City
Only registered guests are allowed in the guestrooms.
The name on the credit card used at check-in to pay for incidentals must be the primary name on the guestroom reservation.
We have included all charges provided to us by this hotel. However, charges can vary, for example, based on length of stay or the room you book.
Recent reviews
Excellent 4.1 /5 from 877 reviews
The Milburn Hotel - New York
The Milburn Hotel - New York
Very nice place. Only complaint was loud construction on the building next door.
The Milburn Hotel - New York
Staff was very friendly, and helpful
The Milburn Hotel - New York
All of the staff appeared very stressed and rushed. We had to ask several times (over a period of 6 hours) for washcloths to be put in our room. Each time we asked, the front desk staff verbally expressed disdain at the housekeeping staff. The room was small but quiet. The pillows were lumpy. The sheets had pills all over them. The tub faucet was missing a piece & there were stains in the bottom of the tub. We are unlikely to stay at the Milburn again.
The Milburn Hotel - New York
Home like room
Great hotel with free continental breakfast comfortable room with king bed comfortable chair and couch with a table and chairs for eating. I could have spent a month there


text:
As both campaigns scour for new voters -- especially in increasingly crucial Florida -- a growing group of experts and a recent Gallup survey suggest that the obsession over single-female voters should shift to the widows and divorcees of the over-65 bracket.
Get top stories and blog posts emailed to me each day. Newsletters may offer personalized content or advertisements.Learn more


text:
Find. Book. Pitchup.
- We make it a doddle to book campsites, glamping sites and caravan parks throughout the UK, Europe and the Americas.
- Trusted by over 1m holidaymakers from 99 countries
- Choose and book in minutes, with instant confirmation and no booking fees.
1 bookable site
Still Acres Touring and Camping Park
Maidstone, Kent, England Show on map
|Electric grass pitch
|6 x
|From £20/€22.47/A$32.18/US$24.43/CA$32.65/CHF24.31/kr218.58/kr167.93/kr202.02/kr2,817/$373.13/$16,667/PEN82.24/NZ$34.29/R340.14/zł97.37/R$76.42/Kč607.90/RSD2,778 per night
Wadhurst, East Sussex, England Show on map
St Austell, Cornwall, England Show on map
Cresselly, Pembrokeshire, Wales Show on map
Zadar, Zadarska županija, Croatia Show on map
Let us help you find more search results…
Want to see more? We're only showing the sites that are bookable on Pitchup.com.
Show campsites and holiday parks that aren't bookable through Pitchup.com...


text:
Now Viewing:
Questions? Ask our experts:
800.606.6969 Live Chat
The MBI 4x6" Memo Ledger Album - The idea of creating a "This is Your Life" album is more popular than ever. The Memo Series encourages the combination of photos, keepsakes and diary entries to produce a lasting memory for the whole family. The design is traditional to retain appeal for generations. Ribbed spine and gold foil accents.
Note: Album available in various colors depending upon what manufacturer supplies


text:
Jingle Bells sheet music for Treble Clef Instrument
Jingle Bells
Jingle Bells
(John Pierpont, 1859)
Dashing through the snow
In a one-horse open sleigh
Through the fields we go
Laughing all the way.
Bells on bob-tail ring
Making spirits bright
What fun it is to ride and sing
A sleighing song tonight.
cho: Jingle bells, jingle bells
Jingle all the way,
Oh what fun it is to ride
In a one-horse open sleigh, O
Jingle bells, jingle bells
Jingle all the way,
Oh what fun it is to ride
In a one-horse open sleigh.
A day or two ago
I thought I'd take a ride
And soon Miss Fanny Bright
Was seated by my side;
The horse was lean and lank
Misfortune seemed his lot,
We ran into a drifted bank
And there we got upsot.
A day or two ago
The story I must tell
I went out on the snow
And on my back I fell;
A gent was riding by
In a one-horse open sleigh
He laughed at me as I there sprawling laid
But quickly drove away.
Now the ground is white,
Go it while you're young,
Take the girls along
And sing this sleighing song.
Just bet a bob-tailed bay,
Two-forty as his speed,
Hitch him to an open sleigh
and crack! You'll take the lead.
Keyboard Shortcuts:
spacePlay & Pause
Parts, Versions, Transpositions
Alternative Keys
No alternative transpositions yet
Sorry, transposition requests not available for this piece Why?
|Sorry, parts requests not available for this piece Why?
Alternative Versions
|Arrangements of this piece also available for:
Request New Version
You might also like:
Guantanamera by Trad.
Battle Cry of Freedom by Trad.
A Lover of Mild Behavior (Irish Folk Song) (Ireland) by Trad.
God Rest Ye Merry, Gentlemen by Trad.
Music Theory: Seventh Chords
Yellow Rose of Texas by Trad.


text:
The problem with this plan is no one knows what will happen as a result. The proper review channels were not activated to evaluate the impacts of this plan and what the alternatives to it are.
It was approved under an emergency measure. I have yet to hear what the big emergency is.


text:
Big game means big day for restaurant
Don Taylor (from left) of Makawao, Jody Partyka of Kula and Catz Araki of Pukalani watch the first half of the Super Bowl on Sunday at the Kahului Ale House. The Ale House was at capacity for the game, with about 165 locals and visitors at the restaurant. Owner Brad Sundin said the game is one of his biggest draws and that he usually has to have add staff for the "grandaddy of big games." Sundin also said he brought in a couple more television sets for a total of 35 big-screen monitors (including a projector). For more on the Super Bowl, see Sports.
The Maui News/CHRIS SUGIDONO photos


text:
and new female talent is coming to the DALDEWOLF association next season!
A new
partner, at the cutting edge of IP/IT
DALDEWOLF is proud to announce that SARI DEPREEUWwill become partner as of today. In charge of the IP/IT department, Sari is a recognised
expert in intellectual property law, which she also teaches at the Université
Saint-Louis in Brussels. She obtained her PHD from the Vrije Universiteit
Brussel (VUB) in 2011. As a tri-lingual practitioner, she deals with Belgian,
European and international cases related to personal data, computer contracts
and all other legal issues related to the digital market.
Three new arrivals (corporate, EU and
competition law)
At the same time,
our partnership is pleased to welcome three lawyers reinforcing the team.
Firstly, LAETITIA DE SMET is joining the corporate team, making clients
benefit from her experience within the legal department of an investment
company. NINA CARLIER is starting as a trainee on September 1st,
as well as LEA SINISCALCO, a lawyer and economist. They will be part of
our competition law department led by Thierry BONTINCK and Pierre GOFFINET.
Launch of startitup.be, a unique support
for start-ups
The DALWEDOLF merger took place one year
ago. At that time, the younger lawyers of our team expressed the desire to meet
the needs of start-ups, by developing tailored services. The launch of the www.startitup.be website in is line with the services already provided to numerous
companies. Young companies will be able, in an even more consistent and
structured manner, to rely on services offered in different "packages". These
services are rendered by lawyers who understand young entrepreneurs and will
help them succeed with their plans, across all legal disciplines, and
throughout all stages of the company's life!
More info?
The firm
DALDEWOLF is a lawyers' partnership offering its clients cutting edge
multi-disciplinary expertise, both in the Belgian market and internationally.
New technologies law (IP/IT), Public Procurement and Property law, Competition
Law and European law, Company and Taxation law, Commercial law and Estate law,
arbitration and mediation are at the heart of the activities of the firm.


text:
Barney & Clyde by Gene Weingarten, Dan Weingarten & David Clark
- October 11, 2013
- From Beginning
- Previous feature
- Next feature
- Current
Comments (5) (Please sign in to comment)
Looks like the "women's tools" I once saw at the checkout stands at my local hardware store.
(Simple tools painted bright colors and patterns never struck me as impulse-buy items.)
The cabinet underneath is part of the tool box.
Looks just like the pictures I used to draw when I was little.
My kids would lose them.
The comic is dead-on. Those "women's tools" are bought by (male) contractors who are tired of their tools sprouting feet on the job site.
- Refresh Comments.
You must be signed in to make a comment.


text:
Deluxe Rooms
Our spacious Deluxe rooms are individually designed using all natural fabrics wool, linen & velvet in rich shades of deep red, purple & grey. Each deluxe room has a handmade king size Epoc bed with white Egyptian cotton bedding & unique charcoal drawings of Oxford's iconic buildings.
Features include a treat filled mini bar with complimentary mineral water, fresh flowers, Smart television, complimentary Wi-Fi access, Bluetooth DAB radio, air conditioning, safe & hair dryer.
Marble bathrooms have either a walk-in rainfall shower or a shower over bath with luxury amenities including steam demisting mirrors, underfloor heating, Noble Isle toiletries & linen bathrobes. Fresh tea & coffee is brought to you by our 24 hour room service team at your request. Our junior suites and suites have in-room Nespresso coffee machines.


text:
Birthday Greetings Pack
0In Stock - Usually dispatched within 24 hours
Price and PurchaseOffer price: £4.50 Go to Basket
If you're buying for a church, school or business, why not Buy Now Pay Later?Find Out More
Birthday Greetings Pack
Full Product Description
4 cards, 2 each of 2 designs exclusive to TLM.
Bible Verse: May he grant you your heart's desire and fulfill all your plans!Psalm 20:4 (ESV) Greetings: Happy Birthday... Hope your Birthday is filled with joy! A little bird told me...it's your Birthday! Hope you have a lovely day.
Size: 12.5 x 12.5cm
Birthday Greetings Pack is published by The Leprosy Mission and is our 3952nd best seller. The ISBN for Birthday Greetings Pack is TLM40014.
Reviews of Birthday Greetings Pack
Customer reviews and testimonials Write a review
Product Q&A
Got a question? No problem! Just click here to ask us about Birthday Greetings Pack.
Related Departments
This product is also listed in the following departments:
- New Gifts for 2016 department
If you like this you may also like...
Details for Birthday Greetings Pack
|Page last updated
|21st June 2016
|The Leprosy Mission
|Product Code


text:
tolba tolba
Paris, France
Maybe Accepting Guests
- Last login over 1 year ago
Join Couchsurfing to see tolba's full profile. It's free!
About Me
I'm a simple man, a joker and i love to enjoy the life
My philosophie is the love.
I do maths at uni i play piano and i swim a lot
- piano
- swimming
- mathematics
Music, Movies, and Books
D.Brubeck, Sting, Eric clapton, Marvin gaye , beethoven...
Snatch, troy, heat, fight club, mo better blues...
One Amazing Thing I've Done
i jump on the water from a 15m's hill; it was awesome
Countries I've Visited
Germany, Italy, Norway, Portugal, Romania, Spain, Switzerland, United Kingdom, United States
Countries I've Lived In


text:
You are now leaving College Media Network to visit
(If your pop-up blocker is activated, please click on the link above.)
Inköp Över Disken Colcrys 0.05 mg – Ingen Rx Kanadensiska Apotek – Bitcoin Betalning accepteras
Inköp Över Disken Colcrys 0.05 mg Generisk Colchicine Om att få Colchicine Kroatien. Colchicine is an effective active ingredient used to treat acute gout, where there is severe inflammation as a result of high uric acid crystals formed in the toe's joins. Colchicine works by reducing the number of white blood cells which travel into […]


text:
Click on the "Convert & Download Video + MP3" button to start the video conversion. After the video conversion is finished, you can download the converted video in the formats MP4 or 3GP (for mobile phones) or you can download the converted audio as a MP3 music file. This online service is completely for free.
Režija: foto video studio LUX http://www.lux-photomemories.com
DMCA: Are you the owner of this convertable material and do you want to disable the conversion of your media on clip.dj? Then you can request a conversion block for this video.275
Zvezde Granda Menadzment : +381 63 257 661 Zvezde Granda Menadzment : +381 64 11 76 122 NEWS: http://www.kurir-info.rs/ GRAND NARODNA TELEVIZIJA ZA CEO SVET ...
Zorica Brunclik-Otkopčano Jeleče,Avlije,Avlije,Kada Bi Me Pitali,Tamo Gde Si Ti
Kraljica !!!


text:
Thursday, 21 November 2013
Rafa Nadal is an ace on pretty much every surface he plays on whether that be clay, grass or the hard courts but what is he like on the felt? We'll find out soon enough as the Spaniard will be turning his attention to his second great love, poker, later this year in a special tournament at the Prague Poker Festival.
"It's no secret that I love the competition and that's what I like about poker," said the world number one. "It's a game of skill that requires mental strength and the ability to out-think your opponents and in that way there are similarities to tennis. I have been playing poker online for almost 18 months and now I'm looking forward to the challenge of playing my first live tournament." Nadal, who is sponsored by PokerStars, has been working with coach Alfonso Cardalda to improve his online game and will be hoping to take those lessons into the live arena. "Rafa takes learning the game of poker very seriously, and understands the importance of practice to ensure he stays at the top of his game," said Cardalda. "The Prague charity tournament is a big milestone for Rafa as a poker player and I'm hoping that his success on the tennis court this year will translate into success at the poker table in December." See how he's getting on below: New players joining Jake at the PokerStars tables can enjoy a 100% first deposit bonus on their three deposits up to $400 as well as entry into freerolls where $50,000 in prize money will be awarded. Sign up at PokerStars.
The sixth annual edition of Grosvenor Casinos' Goliath tournament series may have begun last week but players are being advised that there is still time to qualify for seats into its prestigious £120 buy-in main event.
Land-based and online gaming products innovator Scientific Games Corporation is set to run its second annual Shuffle Master Classic event next month offering one lucky poker player the chance to walk away with $100,000 in cash.
Land-based casino operator Estoril Sol has been awarded the first online gaming license for Portugal and has teamed up with platform provider Gaming1 to launch the new EstorilSolCasinos.pt domain.
With 5,000 expected entries, £250,000 guaranteed in prizes and only £120 to play, its no wonder Coventry is the place to be between July 30 and August 7.
Punta Cana Poker Classic 2016.
Intertops Poker and Juicy Stakes four.
Vamshi Vandanapu wins in Coventry.
Multitude of main event qualifiers.
Poker's unassuming killer steps back into the limelight.
Meet one of UK poker's rising stars.
We talk to WSOP bracelet winner.
By Paul Oresteen.
Just keep smiling...
By Adam Slutsky
Pushing the envelope for a new poker generation.
Jeff KImber on fish.
So says Dara O'Kearney.
Dara O'Kearney looks at game thoery.
Dara O'K on bounty tournaments.
Rob Yong calls for competition.
A critical eye on the poker world.
Nick Wealthall on unconscious decision making.
Structure changes don't suit recreationals.
Features | Strategy | Interviews | Reviews | News | Profiles | Pages | British Poker Awards
© 2015 BluffEurope.com


text:
Loppersum Restaurants
Oude Wijven Koek
This is a picture of my favourite cake: 'Oude Wijven Koek', or translated 'Old Wives Cake'. Hahaha, it doesn't sound nice, but it tastes delicious! The ingredient that gives it its specific flavour is the anise.
The cake is a speciality of the Province of Groningen. And the best place to buy it is at the bakery! Don't go to the supermarket to buy the cake here, because those taste not nearly as good.
I never found a 'good' Oude Wijven Koek anywhere else in The Netherlands than in the Province of Groningen, and the best (in my opinion) is the one of Loppersum. All my friends and relatives knew this, so every time they visited me while I lived in The Netherlands, they brought a cake with them..... Yummy!!! Now they even bring it with them to Sweden for me! So sweet of them! :-)) I do miss it very much now I live abroad.... mmmmmm, seeing this picture makes my mouth water :-))Add to your Trip Planner
Loppersum Transportation
Long straight roads
This is a typical road for the area. In the Province of Groningen you will find many of these long straight roads, not too wide, with trees planted on either side. Through the trees you have a great view over the endless flat Groninger landscape.more
Where is Loppersum?
Loppersum is located in the Province of Groningen in the north-eastern part of the country. It is about 22 kilometres north-east of the city of Groningen and about 14 kilometres south-west of the city of Delfzijl.more
The train
Yesss... there goes a train to Loppersum! And it goes about every half hour from Groningen to Delfzijl, so it is quite a good connection. In the evenings and it the weekends the train doesn't go as frequent though. The train ride from Groningen to Loppersum takes about 30 minutes. To plan your trip by train to Loppersum (or everywhere else in The...more
Loppersum Off The Beaten Path
In these off the beaten path tips, I want to show you a little bit of the surrounding villages. This first picture is of a little village called Stedum. Originally the tower stood free from the church, the connecting part between them dates from the 19th century. Stedum is about 3 kilometres from Loppersum and by far the most beautiful part of this...more
Cole-seed fields
This is a picture that brings out the best memories that I have of the Province of Groningen. Standing in this field of cole-seed, with its beautiful yellow flowers and it's scented flowers brings me back to my childhood.....There used to be so many of these cole-sead fields in Groningen, but unfortunately they start to disappear. Other crops seem...more
Loppersum Sports & Outdoors
Go Canoeing!
A nice thing to do is to canoe on the canals in and around Loppersum. There are lots of canals and you can canoe from village to village. There is a canoe rental not far from Loppersum (about 3km), in a little village called Wirdum. I have lots of pictures of a canoe trip to Appingedam on my Appingedam page...more
On the little bridge over the "Wijmers"
Sometimes you have to pass an obstacle on your bicycling trip, like this little bridge, called hoogholtje, over the canal "the "Wijmers", close to Loppersum. You can't bike over this bridge, but you have to push you bike on a quite steep slope on the bridge, and off again on the other end.more
One thing you can do very well in this area is going on a bicycle trip! There are so many bicycle paths in the area, which bring you through the typical Groninger landscape. The landscape is very flat (actually, it can't get any flatter than this), so you don't have to worry about getting tired by biking up hill..... it is as smooth and easy as you...more
Loppersum General
Canal "The Wijmers"
This is the canal the "Wijmers" that goes through the village of Loppersum. My best memories of this canal is going skating on it in the winter, and canoeing in the summer. But the thing I did the most was bike along side the canal. This was my route going to school, which was in Appingedam, and about 10 kilometers from Loppersum.In the picture you...more
Tulip fields
Something you don't expect in the North of Groningen... but they are there! The tulip fields!!! Aren't they beautiful! I love them! I can't remember that the tulips fields were here when I was a child. But the agriculture in the area has changed somewhat, and there are a few farmers that grow tulips, which I find a great addition to the landscape.more
Instant Answers: Loppersum
Get an instant answer from local experts and frequent travelers
- Best Price guarantee
- Hotel Spoorzicht Loppersum
- HOTEL.INFO More than 1,500,000 hotel reviews. 210,000 hotels worldwide
- Great room rates
- Hotel Spoorzicht Loppersum
- Priceline
Sponsored Links
Explore Deeper into Loppersum
- The windmill
- General
- The church
- General
- Old houses
- General
- Lagestraat
- General
- Schipsloot in Loppersum
- General
- Surroundings of Loppersum
- Off The Beaten Path


text:
Despite my best efforts to find cinnamon hearts candies in Manhattan, I struck out.
But I found a suitable replacement: Red Hots. They're the same thing but without the heart shape. That works for me!
« Grub Club: Dinner and a Couple Movies | Main | Picturing Spicy Valentine's Heart Cookies »
You can follow this conversation by subscribing to the comment feed for this post.
As a final step before posting your comment, enter the letters and numbers you see in the image below. This prevents automated programs from posting comments.
Having trouble reading this image? View an alternate.


text: 84 8 Reviews Old-fashioned apple pie generously filled with cinnamon-flavored apple slices. Delectable! 45 min Prep Time 3:10 Total Time 8 servings (1 pie) Ingredients Pastry2 cups all-purpose flour1/2 teaspoon salt1/2 cup cold Land O Lakes® Butter, cut into chunks1/2 cup shortening1/4 cup cold water1 large Land O Lakes® Egg, beaten1/2 teaspoon apple cider vinegar or white vinegarFilling6 cups (4 pounds)tart cooking apples, peeled, cored, sliced 1/4-inch1 cup sugar3 tablespoons all-purpose flour1 1/2 teaspoons ground cinnamon3 tablespoons Land O Lakes® Butter, cut into pieces2 tablespoons sugar Directions Combine 2 cups flour and salt in bowl; cut in 1/2 cup butter and shortening with pastry blender or fork until mixture resembles coarse crumbs.Combine cold water, egg and vinegar in bowl. Add egg mixture to flour mixture; mix with fork just until flour is moistened. Divide dough in half; shape each half into a ball; flatten slightly. Wrap each ball of dough in plastic food wrap; refrigerate at least 1 hour.Roll out 1 ball of dough on lightly floured surface into 12-inch circle. Fold into quarters. Place dough into 9-inch glass pie pan; unfold, pressing firmly against bottom and sides. Trim crust to 1/2 inch from edge of pan. Set aside.Heat oven to 350°F. Combine apples, 1 cup sugar, 3 tablespoons flour, and cinnamon in large bowl; toss to coat. Spoon apple mixture into prepared crust. Dot apple mixture with 3 tablespoons butter.Roll out second ball of dough on lightly floured surface into 12-inch circle. Fold into quarters. Place dough over filling; unfold. Trim, seal and crimp or flute edge. Cut 5 or 6 large slits in top crust. Sprinkle top of crust evenly with 2 tablespoons sugar. Cover edge of crust with 2-inch strip of aluminum foil. Bake 45 minutes; remove foil. Continue baking 10-20 minutes or until crust is lightly browned and juice begins to bubble through slits in crust. Cool 20-30 minutes before cutting. Recipe Tips Nutrition Facts (1 serving) Calories 550 Cholesterol 55mg Carbohydrates 70g Protein 4g Fat 30g Sodium 300mg Dietary Fiber 3g Your Name: Your Email: Your Friend's Email: Page Name: