How to leverage a simpler, standardized approach to describing generic and reusable stimulus sequences for verification IP.
Cache coherency implemented in hardware increases the verification effort. VIP-based strategies are described with particular reference to ARM protocols.