1. VHDL source synthesized with third party synthesis tool.
2. Netlist imported to M1.3 Design Manager.
3. Design implemented, placed, and routed.
4. Design exported to NGD file.
6. Post place and route wtop_post.vhdl analyzed by SpeedWave.