# How to get started with current sense amplifiers – part 4

Other Parts Discussed in Post: INA199, INA210

In previous installments of this series, I discussed implementation alternatives and how those decisions affect and are affected by device parameters. In this post, I’ll explain how device parameters as well as system factors can affect the achievable accuracy.

To understand how accurate a measurement we can achieve, we first need to understand the sources of potential errors. Here is a list of two types of error sources – note that this is not an exhaustive list, but rather highlights some of the main sources:

Amplifier-related error (noise) sources:

• Input offset voltage (VOS).
• VOS drift.
• Common-mode rejection ratio (CMRR).
• Power-supply rejection ratio (PSRR).
• Gain error.
• Gain-error drift.

Nonamplifier error sources:

• Printed circuit board (PCB) layout.
• Shunt-resistor tolerance and drift.
• Gain-setting passives tolerance, matching and drift.

The worst-case accuracy is a simple linear summation of all error sources, e, shown in Equation 1:

It is statistically improbable that all errors are maxed at the same time, so a more probable accuracy equation would be a root-sum-square of the error sources, shown in Equation 2:

First, let’s consider the external error sources. The VSENSE that the amplifier sees is what is across the input pins, which will be different than what a designer may experience if measuring across the resistor. Ideally VSHUNT = VSENSE, but parasitics and trace etch will cause this not to be true. A Kelvin connection will minimize the PCB parasitic-error contribution.

When it comes to shunt-resistor tolerance and drift, there will be a trade-off between the cost you are willing to pay and the required performance for the application. The shunt-resistor temperature drift is one of the main error sources over temperature, unless you choose a costly resistor. High-precision (0.1%), low-drift (50ppm/°C) resistors on catalog distribution sites cost somewhere between US\$4.00 and US\$8.00 in 1,000-unit quantities.

The error contribution of an operational amplifier’s external circuitry is eliminated using a current-shunt monitor due to its integrated, matched, low-drift gain-resistor networks. The effects of these on-chip networks are factored into the error contributions of the current-sense amplifier itself.

When it comes to amplifier error sources, you will need to make similar trade-offs on precision versus cost. It is important to review the operating conditions of each of the parametric specifications listed in the datasheet and compare those to your actual operating conditions. For this discussion, I will focus on two of the main error contributors: input offset voltage and gain error.

The input offset voltage will be the dominant error source at low VSENSE levels. If you simplify and assume that VSENSE = VSHUNT = ILOAD x RSHUNT (no parasitic error contribution), then the error contribution of VOS is calculable using Equation 3:

Let’s look at two different current-shunt monitors, the INA199 and INA210, to see how VOS will affect the error. The INA199 datasheet lists the VOS(MAX) as 150µV, while the INA210 is 35µV. Table 1 shows the respective error contributions using a current value of 1mA and a 1Ω shunt resistor.

 INA199 INA210 VOS(MAX) 150µV 35µV VOS error 15.0% 3.5%

Table 1: INA199 and INA210 current-shunt monitor error contributions

If you are measuring low current values that will result in low VSENSE values, it is critical to minimize VOS to minimize the error. As VSENSE grows relative to VOS(MAX), this error contribution is minimized. If VSENSE is 1,000 times the value of VOS, then the error contribution is 0.1%. On the other end of the spectrum is when VSENSE is much greater than VO. The main error contribution will be the gain error. In most datasheets, this is specified as a flat percentage, and the contribution is a straightforward percentage adder.

Let’s see how these two errors contribute to a total error, again assuming that they are the only two error sources. Figure 1 shows how the linear sum as well as the root-sum-square method of error calculation work for the INA199 and INA210.

Figure 1: INA210 and INA199 total error

Here, the offset voltage is the major error source when VSENSE is low, and gain error dominates when VSENSE is high relative to VOS.

My analysis has simplified the error calculations to two primary sources. However, current measurement accuracy is a very complex subject with many moving parts that need to be traded off against each other to maximize performance under specific operating conditions. One of the key elements for a more thorough analysis is temperature. The temperature drift will affect multiple specifications, including shunt-resistor value, offset voltage and gain error. Using a current-shunt monitor that has zero drift, including the INA210 or INA282, will help minimize the offset drift contribution.
{"ft_lang_label":"__label__en","ft_lang_prob":0.85140896,"math_prob":0.90450144,"size":5157,"snap":"2023-40-2023-50","text_gpt3_token_len":1131,"char_repetition_ratio":0.13953038,"word_repetition_ratio":0.002444988,"special_character_ratio":0.2148536,"punctuation_ratio":0.10570825,"nsfw_num_words":0,"has_unicode_error":false,"math_prob_llama3":0.9686568,"pos_list":[0],"im_url_duplicate_count":[null],"WARC_HEADER":"{\"WARC-Type\":\"response\",\"WARC-Date\":\"2023-09-26T05:04:01Z\",\"WARC-Record-ID\":\"<urn:uuid:f85bbf3f-acfc-4204-ba2b-d46a12b008e6>\",\"Content-Length\":\"118513\",\"Content-Type\":\"application/http; msgtype=response\",\"WARC-Warcinfo-ID\":\"<urn:uuid:838f5bf1-b2e0-4aa4-911e-507e75ab3ce7>\",\"WARC-Concurrent-To\":\"<urn:uuid:d0668991-963d-4f10-840f-ad06d2da61ce>\",\"WARC-IP-Address\":\"23.208.34.44\",\"WARC-Target-URI\":\"https://e2e.ti.com/blogs_/b/analogwire/posts/how-to-get-started-with-current-sense-amplifiers-part-4\",\"WARC-Payload-Digest\":\"sha1:KKIFUJKFVNHHDONEGIBIR5L4BF57LQ3W\",\"WARC-Block-Digest\":\"sha1:O7DEHJPMJRERWCEVBCTEYOVLBEF6PM2O\",\"WARC-Identified-Payload-Type\":\"text/html\",\"warc_filename\":\"/cc_download/warc_2023/CC-MAIN-2023-40/CC-MAIN-2023-40_segments_1695233510149.21_warc_CC-MAIN-20230926043538-20230926073538-00170.warc.gz\"}"}