# Understanding a dual op amp integrator circuit

I've come across this part of a circuit from a precision multi-slope ADC, it is described as a "Dual op amp integrator", but I am left confused as to what U11 accomplishes in this circuit,

This part of the circuit is switched between an external input voltage and either a positive of negative reference voltage at about 50KHz, apparently done to use a much smaller integration capacitor, and have more residue resolution, this is just to give an idea of how it is used. simulate this circuit – Schematic created using CircuitLab

My goal is working out how each component in this circuit influences the total noise, and what frequency bands of external and internal noise it is susceptible to,

I am very limited when it comes to simulation knowledge, and have so far been deriving the relationship of what the AC gain vs frequency is of each part of the circuit moving forward, however without knowing exactly what this circuit accomplishes, I've been struggling with it.

My first thought was increasing the gain of the circuit, with U11 contributing about x16000, and U2 contributing x1000000 however this seems a little overkill, as U2 on its own could saturate on only 15uV difference across its inputs.

Second thought was some kind of sallen key low pass, that some how relied on parasitic capacitance, but every calculation for that I could find had results far above the gain bandwidth product.

The other thought was to reduce the offset voltage of U2, but in a part of the circuit where noise is critical, it seems odd.

• I guess it is a wrong schematics. – Marko Buršič Aug 23 '19 at 12:49
• Your feedback loops are all positive feedback in the simulation. This is wrong. – schadjo Aug 23 '19 at 12:59
• Thank you, corrected that, That was just an error from me recreating it here, – Reroute Aug 23 '19 at 13:04

The amplifier U11 drastically increases the open-loop gain of the circuit. As a result, the low-frequency error of each opamp based inegrator (due to the limited open-loop gain Aol of an opamp) is shifted to smaller frequencies.

That means: The lower cut-off frequency fc (where the desired 20 dB drop starts) is much lower. Example:

• One opamp with Aol=1E4 and R=1k, C=1µF, fc=10 mHz

• Two opamps with Aol=1E4 and R=1k, C=1 µF, fc=1E-6 Hz

Comment 1: The resistive divider at the output of U11 has nearly no influence on the cut-off. The divider has the task to reduce/adjust the gain of the first opamp to ensure stability against oscillations.

Comment 2: Without the external elements R and C the shown opamp combination is one of the classical dual-opamp circuits for gain enhancement (composite amplifier). Such a combination is used not only for gain increase. Sometimes such a structure is used to combine the good offset properties of a voltage-controlled opamp with the excellent slewing properties of a current-feedback amplifier (CFA).

Ref: Sergio Franco, "Design with opamps and...", chapt. 8.6.

• Thank you, had to wrap my head around how exactly you ended up with those numbers, but now I understand, would mean this circuit has a cut off frequency with a period of over half a year. so in line with my original confusion, but at least now I can calculate it, ~(6E-8 Hz), – Reroute Aug 24 '19 at 1:25
{"ft_lang_label":"__label__en","ft_lang_prob":0.9701685,"math_prob":0.84808165,"size":1526,"snap":"2020-45-2020-50","text_gpt3_token_len":319,"char_repetition_ratio":0.11169514,"word_repetition_ratio":0.0,"special_character_ratio":0.20642202,"punctuation_ratio":0.080139376,"nsfw_num_words":0,"has_unicode_error":false,"math_prob_llama3":0.9577854,"pos_list":[0,1,2],"im_url_duplicate_count":[null,1,null],"WARC_HEADER":"{\"WARC-Type\":\"response\",\"WARC-Date\":\"2020-10-27T15:18:41Z\",\"WARC-Record-ID\":\"<urn:uuid:507edddb-ead9-4683-bad6-2efb6bd7098a>\",\"Content-Length\":\"152986\",\"Content-Type\":\"application/http; msgtype=response\",\"WARC-Warcinfo-ID\":\"<urn:uuid:fbea14b1-29d5-41f6-a402-1e4b87094527>\",\"WARC-Concurrent-To\":\"<urn:uuid:4067bd07-8095-4faf-880b-2f884ec9d839>\",\"WARC-IP-Address\":\"151.101.65.69\",\"WARC-Target-URI\":\"https://electronics.stackexchange.com/questions/454300/understanding-a-dual-op-amp-integrator-circuit\",\"WARC-Payload-Digest\":\"sha1:ZK67IIBXLMPXIU33CJZQTM7BZRJQ7MOL\",\"WARC-Block-Digest\":\"sha1:BEB6576EMHL6JWJ7TJJ7BQ6WHZZ2Y5XN\",\"WARC-Identified-Payload-Type\":\"text/html\",\"warc_filename\":\"/cc_download/warc_2020/CC-MAIN-2020-45/CC-MAIN-2020-45_segments_1603107894203.73_warc_CC-MAIN-20201027140911-20201027170911-00001.warc.gz\"}"}