 Every access to a line sets its MRU-bit to 1, indicating that the
line was recently used.Whenever the last remaining 0 bit of a set's status bits is
set to 1, all other bits are reset to 0.At cache misses, the line with lowest index whose MRU-bit is 0 is replaced.