 There is no division instruction, but a divide step instruction is provided.All instructions are fully pipelined.The RAW latencies are single-cycle except for the load, multiply, compare to branch RAW latencies.