 ARINC 818 uses a FC physical layer that can be constructed from any FC compatible 8B/10B SerDes, which are common in large FPGAs.ARINC 818 transmitters must assemble valid FC frames, including starting and ending ordered sets, headers, and CRC.This can easily be done with VHDL state machines, and many PLD SerDes include built in CRC calculations.