 From the layout, a netlist is derived and compared with the original netlist produced from logic synthesis or circuit design.This check is typically run after a metal spin, where the original and modified database are compared.This is done to confirm that the desired modifications have been made and no undesired modifications have been made by accident.