 The register transfer level (RTL) behavior of a digital chip is usually described with a hardware description language, such as Verilog or VHDL.This description is the golden reference model that describes in detail which operations will be executed during which clock cycle and by which pieces of hardware.Once the logic designers, by simulations and other verification methods, have verified register transfer description, the design is usually converted into a netlist by a logic synthesis tool.