 Throughout every step of a very complex, multi-step procedure, the original functionality and the behavior described by the original code must be maintained.When the final tape-out is made of a digital chip, many different EDA programs and possibly some manual edits will have altered the netlist.In theory, a logic synthesis tool guarantees that the first netlist is logically equivalent to the RTL source code.