 This process is called formal equivalence checking and is a problem that is studied under the broader area of formal verification.A formal equivalence check can be performed between any two representations of a design