 A pipelined model of a computer often has the least logic gates per instruction per second, less than either a multicycle or out-of-order computer.Why?The average stage is less complex than a multicycle computer.