 It schedules access to the registers or memory that will get the results.Retiring logic can also be designed into an issuing scoreboard or a Tomasulo queue, by including memory or register access in the issuing logic.Out of order controllers require special design features to handle interrupts.