 This memory access must be associated with an exact instruction and an exact processor state, so that the processor's state can be saved and restored by the interrupt.A usual solution preserves copies of registers until a memory access completes.Also, out of order CPUs have even more problems with stalls from branching, because they can complete several instructions per clock cycle, and usually have many instructions in various stages of progress.