 If the execution is slower than writing the results, the memory write-back queue always has free entries.But what if the memory writes slowly?Or what if the destination register will be used by an "earlier" instruction that has not yet issued?