 A pipelined computer usually has "pipeline registers" after each stage.These store the bits calculated by a stage so that the logic gates of the next stage can use the bits to do the next step.It is common for even numbered stages to operate on one edge of the square-wave clock, while odd-numbered stages operate on the other edge.