 Any bus transaction is typically handled by an arbiter, which decides when it should change the granted master and slaves.In case of burst mode, it is usually more efficient if you allow a master to complete a known length transfer sequence.The total delay in a data transaction can be typically written as a sum of initial access latency plus sequential access latency.