 The typical example here is a DRAM which has a high initial access latency, but sequential accesses after that can be performed with fewer wait states.The usual reason for having a burst mode capability, or using burst mode, is to increase data throughput.The steps left out while performing a burst mode transaction may include