 The technology aims for significant reduction of microchips layout design cycle; particularly, in advanced nanometer ranges, 7nm and below, enabling faster chips design and manufacturing cycle The technology aims for significant reduction of microchips layout design cycle; particularly, in advanced nanometer ranges, 7nm and below, enabling faster chips design and manufacturing cycle 