 This technology is a significant productivity enhancement system to reduce microchips layout design cycle, while enabling the design of advanced chips both faster and cheaper This technology is a significant productivity enhancement system to reduce microchips layout design cycle, while enabling the design of advanced chips both faster and cheaper 