Hugging Face's logo

Nellyw888
/
VeriReason-codeLlama-7b-RTLCoder-Verilog-GRPO-reasoning-tb

Reinforcement Learning
Transformers
Safetensors
llama
text-generation
verilog
reasoning
rtl
text-generation-inference
Model card Files Community
Nellyw888 commited on
Commit
ade275f
·
verified ·
1 Parent(s): f654a80

Update README.md

Browse files
Files changed (1) hide show
  1. README.md +1 -2
README.md CHANGED
@@ -42,8 +42,7 @@ Please act as a professional verilog designer. Develop a module that implements
42
  </think>
43
  <answer>
44
  ```verilog
45
- ...
46
- ```
47
  </answer>
48
  """
49
 
 
42
  </think>
43
  <answer>
44
  ```verilog
45
+ ...```
 
46
  </answer>
47
  """
48